
73
TS68EN360
2113A–HIREL–03/02
Functional
Description
CPU32+Core
TheCPU32+coreisaCPU32thathasbeenmodifiedtoconnectdirectlytothe32-bit
IMBandapplythelargerbuswidth.AlthoughtheoriginalCPU32corehada32-bitinter-
naldatapathand32-bitarithmetichardware,itsinterfacetotheIMBwas16bits.The
CPU32+corecanoperateon32-bitexternaloperandswithonebuscycle.Thisallows
theCPU32+coretofetchalong-wordinstructioninonebuscycleantofetchtwoword-
lengthinstructionsinonebuscycle,fillingtheinternalinstructionqueuemorequickly.
TheCPU32+corecanalsoreadandwrite32-bitsofdatainonebuscycle.
AlthoughtheCPU32+instructiontimingsareimproved,itsinstructionsetisidenticalto
thatoftheCPU32.Itwillalsoexecutetheentire68000instructionset.Itcontainsthe
samebackgrounddebugmode(BDM)featuresastheCPU32.Nonewcompilers,
assemblersorothersoftwaresupporttoolsneedbeimplementedfortheCPU32+;stan-
dardCPU32toolscanbeused.
TheCPU32+deliversapproximately4.5MIPSat25MHz,basedonthestandard
(accepted)assumptionthata10-MHz68000delivers1VAXMIPS.Ifanapplication
requiresmoreperformance,theCPU32+canbedisabled,allowingtherestofthe
QUICCtooperateasanintelligentperipheraltoafasterprocessor.TheQUICCpro-
videsaspecialmodecalledTS68040companionmodetoallowittoconveniently
interfacetomembersoftheTS68040family.Thistwo-chipsolutionprovidesa22-MIPS
performanceat25MHz.
TheCPU32+alsooffersautomaticbytealignmentfeaturesthatarenotofferedonthe
CPU32.Thesefeaturesallow16-or32-bitdatatobereadorwrittenatanoddaddress.
TheCPU32+automaticallyperformsthenumberofbuscyclesrequired.
SystemIntegration
Module(SIM60)
TheSIM60integratesgeneral-purposefeaturesthatwouldbeusefulinalmostany32-
bitprocessorsystem.Theterm“SIM60”isderivedfromtheQUICCpartnumber,
TS68EN360.TheSIM60isanenhancedversionoftheSIM40thatexistsonthe
TS68332device.
First,newfeatures,suchasaDRAMcontrollerandbreakpointlogic,havebeenadded.
Second,theSIM40wasmodifiedtosupporta32-bitIMBaswellasa32-bitexternal
systembus.Third,newconfigurations,suchasslavemodeandinternalaccessesbyan
externalmaster,aresupported.
AlthoughtheQUICCisalwaysa32-bitdeviceinternally,itmaybeconfiguredtooperate
witha16-bitdatabus.Regardlessofthechoiceofthesystembussize,dynamicbus
sizingissupported.Bussizingallows8-16-,and32-bitperipheralsandmemorytoexist
inthe32-bitsystembusmodeand8-and16-bitperipheralsandmemorytoexistinthe
16-bitsystembusmode.
Communications
ProcessorModule(CPM)
TheCPMcontainsfeaturesthatallowtheQUICCtoexcelincommunicationsandcon-
trolapplications.Thesefeaturesmaybedividedintothreesub-groups:
CommunicationsProcessor(CP)
TwoIDMAControllers
FourGeneral-purposeTimers