- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373715 > TS68C429AMR (ATMEL CORP) CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT PDF資料下載
參數(shù)資料
| 型號： | TS68C429AMR |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT |
| 中文描述： | 3 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, CPGA84 |
| 封裝： | PGA-84 |
| 文件頁數(shù)： | 15/43頁 |
| 文件大?。?/td> | 1638K |
| 代理商： | TS68C429AMR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
15
TS68C429A
2120A–HIREL–08/02
To detect the end of the message, the Gap-Controller waits for a Gap after the last
received bit. To do so, at each CLK ARINC cycle, a counter is incremented and com-
pared to the content of the Gap-Register which has the user programmed value. If both
values are equal, the counter is stopped and an internal end of message signal is gener-
ated. This counter is reseted on the falling edge of the rebuilt clock. Figure 9 shows the
gap detection principle.
When the end of message is detected, the TS68C429A verifies the following points:
the number of received bits must be 32,
if requested the message parity (see “Register Description” on page 17) is
compared to the parity bit of the message,
the message label must be equal to one of the label stored in the Label Control
Matrix,
the Buffer is empty (that is: the last message has been read). The corresponding bit
in the Status-register (see logical interface unit), has been cleared,
when all four conditions are met, the message is transferred from the Shift-register
to the Buffer and the corresponding bit is set in the Status-register. If the interrupt
mode is enabled (see “General Circuit Control” on page 24) the IRQRX line is
activated.
If not, reception of a new message is enabled, see Note.
If only the message parity is incorrect, an interrupt can be generated (see “Register
Description” on page 17).
The Buffer is seen as two 16-bit word registers, the Most Significant Word of the mes-
sage (MSW) is contained in the lower address, the Less Significant Word of the
message (LSW) is contained in the upper address. The MSW should be read first
because reading the LSW will release the buffer and allow transfer of a new message
from the Shift-register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68C429AVR | CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT |
| TS68C429ADESCxx | CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT |
| TS68EN360VR25L | 32-bit Quad Integrated Communication Controller |
| TS68EN360VR33L | 32-bit Quad Integrated Communication Controller |
| TS68EN360DES01MXCL | 32-bit Quad Integrated Communication Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68C429AMR1B/C | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT |
| TS68C429AMRA | 制造商:e2v technologies 功能描述:TS68C429AMRA - Trays |
| TS68C429AMRB/C | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT |
| TS68C429AMRBCA | 制造商:e2v Aerospace & Defense 功能描述:5962-9551801MXC 制造商:e2v technologies 功能描述:MULTI CH RCVR/TRANSMITTER 84PIN PGA - Trays 制造商:e2v technologies 功能描述:5962-9551801MXC - Trays 制造商:e2v technologies 功能描述:5962-9551801XC - Rail/Tube |
| TS68C429AVF | 功能描述:IC MULTI-CH CTRLR 132CQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
發(fā)布緊急采購，3分鐘左右您將得到回復。