- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373715 > TS68C429ADESCxx (Atmel Corp.) CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT PDF資料下載
參數(shù)資料
| 型號： | TS68C429ADESCxx |
| 廠商： | Atmel Corp. |
| 英文描述： | CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT |
| 中文描述： | ARINC公司429多通道的CMOS接收器/發(fā)送捷運(yùn) |
| 文件頁數(shù)： | 14/43頁 |
| 文件大?。?/td> | 1638K |
| 代理商： | TS68C429ADESCXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
14
TS68C429A
2120A–HIREL–08/02
Note:
1. T/G = Tested/Guaranteed.
Functional
Description
Receiver Channel Unit
(RCU)
Overview
The RCU is composed of 8 ARINC receiver channels and has per channel:
a serial to parallel converter to translate the two serial signals in two 16-bit words.
a memory to store the authorized labels,
a control logic to check the validity of the received message.
a buffer to keep the last valid received message.
Inputs
Each receiver channel has two input lines, receiving line high (RxiH) and receiving line
low (RXiL) which are not directly compatible with the bipolar modulated ARINC line. This
ARINC three-level state signals (“HIGH”, “NULL”, “LOW”) should be demultiplexed to
generate the two RZ lines according to Figure 8.
Figure 8.
Description
Each channel has a test mode in which the input signals (RXiH, RXiL), are internally
connected to the third Transmit Channel Lines. This selection is done by programming
the Test bit in the receiver control register (see “Register Description” on page 17)
except this difference, the TS68C429A behaves exactly the same manner in the two
modes. The receiver channel block diagram is given in Figure 9.
ARINC signals being asynchronous, the RCU first rebuilds the received clock in order to
transfer the data within the shift-register and when the Gap-controller has detected the
end of the message, tests the message validity according to the criteria listed hereafter.
18
t
SHRWI
CS or LDS/UDS high to R/W invalid
0
-
G
ns
19
t
DKLDIH
DTACK low to data in hold time
0
-
G
ns
20
t
SHDOH
CS or LDS/UDS or IACKxx high data out hold
time
0
-
G
ns
Table 8.
Timing Characteristic (Continued)
Number
Symbol
Parameter
Min
Max
T/G
(1)
Unit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68EN360VR25L | 32-bit Quad Integrated Communication Controller |
| TS68EN360VR33L | 32-bit Quad Integrated Communication Controller |
| TS68EN360DES01MXCL | 32-bit Quad Integrated Communication Controller |
| TS68EN360 | 32-bit Quad Integrated Communication Controller |
| TS68EN360DES02MXCL | 32-bit Quad Integrated Communication Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68C429AMF | 功能描述:IC MULTI-CH CTRLR 132CQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| TS68C429AMF1B/C | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:CMOS ARINC 429 Multichannel Receiver/ Transmitter MRT |
| TS68C429AMF1BC | 制造商:e2v technologies 功能描述:TS68C429AMF1BC - Trays |
| TS68C429AMF1BCA | 制造商:e2v technologies 功能描述:TS68C429AMF1BCA - Trays |
| TS68C429AMFA | 制造商:e2v technologies 功能描述:MULTI CH RCVR/TRANSMITTER 132CQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。