參數(shù)資料
型號(hào)： TS(X)PC603PVG8LE
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255
封裝： CERAMIC, BGA-255
文件頁(yè)數(shù)： 11/38頁(yè)
文件大?。?/td> 599K
代理商： TS(X)PC603PVG8LE
TSPC603P
19/38
4.3.2. Input AC specifications
Table 11 provides the input AC timing specifications for the 603p as defined in Figure 8 and Figure 9.
Table 11 : Input AC timing specifications
Vdd = AVdd = 2.5 V
± 5 % ; OVdd = 3.3 ± 5 % V dc, GND = 0 V dc, –55°C ≤ Tc ≤ 125°C
Num
Characteristics
166 MHz
200 MHz
Unit
Note
Min
Max
Min
Max
10a
Address/data/transfer attribute inputs valid to SYSCLK (input setup)
2.5
-
2.5
-
ns
2
10b
All other inputs valid to SYSCLK (input setup)
4.0
-
4.0
-
ns
3
10c
Mode select inputs valid to HRESET (input setup) (for DRTRY,
QACK and TLBISYNC)
8*
tsys
-
8*
tsys
-
ns
4,5,6,7
11a
SYSCLK to address/data/transfer attribute inputs invalid (input hold)
1.0
-
1.0
-
ns
2
11b
SYSCLK to all other inputs invalid (input hold)
1.0
-
1.0
-
ns
3
11c
HRESET to mode select inputs invalid (input hold) (for DRTRY,
QACK, and TLBISYNC)
0
-
0
-
ns
4,6,7
Notes :
1. All input specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the rising edge of the input
SYSCLK. Both input and output timings are measured at the pin. See Figure 9.
2. Address/data/transfer attribute input signals are composed of the following: A0–A31, AP0–AP3, TT0–TT4, TC0–TC1, TBST, TSIZ0–TSIZ2,
GBL, DH0–DH31, DL0–DL31, DP9–DP7.
3. All other input signals are compsed of the following: TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, HRESET,
SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET. See Figure 9.
5. tSYS is the period of the external clock (SYSCLK) in nanoseconds.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode only. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the
PLL relock time (100
ms) during the power-on reset sequence.
Figure 8 : Input timing diagram
相關(guān)PDF資料
PDF描述
TS01ARF SLIDE SWITCH, SPDT, LATCHED, 3A, 28VDC, THROUGH HOLE-RIGHT ANGLE
TS68332DESC01MZC 32-BIT, 16.78 MHz, MICROCONTROLLER, CPGA132
TS87C52X2-MCKB 8-BIT, UVPROM, 40 MHz, MICROCONTROLLER, CQCC44
TS80C32X2-MICD 8-BIT, 40 MHz, MICROCONTROLLER, PDIP40
TS80C32X2-VCEB 8-BIT, 40 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSXPC860SRVZQU66D 功能描述:IC MPU POWERQUICC 66MHZ 357PBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類(lèi)型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類(lèi)型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤(pán)
TSXPCX1031 制造商:Schneider Electric 功能描述:CABLE TO PC SERIAL PORT (SUB-D9) 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE 制造商:Schneider Electric 功能描述:MULTI-FUNCTION COMMUNICATION CABLE 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE; Accessory Type:Programmable Cable; For Use With:Schneider Non-Ethernet Based Twido PLCs ;RoHS Compliant: Yes 制造商:Schneider Electric 功能描述:Programme cable for twido-nano-micro PLC
TSXPLP01 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 ;ROHS COMPLIANT: YES 制造商:Schneider Electric 功能描述:TSXPLP01 PLC replacement battery
TSXPLP101 制造商:Schneider Electric 功能描述:BATTERY TSX 37 QTY.10, TSXPLP101
TSXPRGLDR 制造商:Schneider Electric 功能描述:PROGRAM LOADER FOR 07/37
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*