- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9129 > TRF3750IRGPRG4 (Texas Instruments)IC PLL FREQ SYNTHESIZER 20-QFN PDF資料下載
參數(shù)資料
| 型號： | TRF3750IRGPRG4 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 8/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20-QFN |
| 標準包裝： | 1,000 |
| 類型： | PLL 頻率合成器 |
| PLL： | 無 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 2.4GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 20-QFN 裸露焊盤（4x4） |
| 包裝： | 帶卷 (TR) |
| 配用： | TRF3750T-1900EVM-ND - TRF3750T-1900EVM TRF3750Q1900EVM-ND - TRF3750Q1900EVM 296-20836-ND - EVALUATION MOD FOR CDCM7005-QFN 296-20835-ND - EVALUATION MOD FOR CDCM7005-BGA 296-20834-ND - EVALUATION MOD FOR CDC7005-QFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
TRF3750
SLWS146B MARCH 2004 REVISED AUGUST 2007
www.ti.com
16
Phase Frequency Detector (PFD) and Charge Pump Stage
The outputs of the R divider and the N counter (please see pulse swallow section) are fed into the PFD stage, where
the two signals are compared in frequency and phase. The TRF3750 features an anti-backlash pulse, whose width
is controllable by the user, in order to optimize phase and spurious performance. The PFD feeds the charge pump,
which is the final output of the TRF3750. The charge pump output pulses need to be fed into an external loop filter,
which eventually produces the tuning voltage needed to control the external VCO to the desired frequency.
Pulse Swallow/Frequency Synthesis
The different stages of the TRF3750 enable the user to synthesize a large range of frequencies at the output of a
complete PLL. For a given reference frequency (fREFIN), the user’s choice of the R divider yields the PFD frequency
(fPFD), which is the step by which the resultant output frequency can be incremented or decremented. The choice
of prescaler, and A and B counters yields the output frequency at the external VCO (RFOUT) as shown below.
RFOUT = fPFD x N = (fREFIN / R) x (A + P x B)
MUXOUT Stage
The TRF3750 features a multiplexer that allows programmable access to several signals. Table 5 and Table 6 show
the truth tables. Some of the different signals available are detailed below.
Digital Lock Detect
This is an active high digital output that indicates when the device has achieved lock. The user can choose between
two precision settings for the lock detection, through the reference counter latch. A 0 on the lock detect precision
means that the digital lock detect output goes high only if three contiguous cycles of the PFD have an error of less
than 15 ns. A 1 would require five contiguous cycles (a more stringent condition). Any error of greater than 25 ns,
even on one cycle, would produce a 0 in the digital lock detect signal, indicating loss of lock.
Analog Lock Detect
Selecting the analog lock detect option at the output of the output multiplexer requires an external pull-up resistor
(≈10 k) to be placed on the output (MUXOUT, pin 14).
Fastlock Mode
The TRF3750 features two Fastlock Modes, which the user may select depending on the particular application.
There are two separate charge pump current settings (1 and 2) that can be programmed, and the Fastlock
Modes, when activated, enable the device to quickly switch from current setting 1 to current setting 2. The two
Fastlock Modes (1 and 2) differ in the way the device reverts back to current setting 1. In normal (steady-state)
operation, current setting 1 is used. For transient situations such as frequency jumps, current setting 2 can be
used.
Fastlock Mode 1
As soon as Fastlock Mode 1 is entered, the charge pump current is switched to the preprogrammed setting 2
and stays there until the charge pump gain programming bit is set to 0 in the N counter latch. This way, the user
has immediate software control of the transition between charge pump setting 1 and 2.
Fastlock Mode 2
As soon as Fastlock Mode 2 is entered, the charge pump current is switched to the preprogrammed setting 2
and stays there until the timer counter has expired. The timer counter is programmed by the user and counts
how many PFD cycles the device spends in current setting 2 in Fastlock Mode 2. The number of timer cycles
can be set in increments of four cycles in the range of 3 to 63. When the counter has expired, the device returns
to normal operation (fastlock disabled and charge pump current setting 1). This way no extra programming is
needed in order for the device to exit fastlock.
3-Wire Serial Programming
The TRF3750 features an industry-standard 3-wire serial interface that controls an internal 24-bit shift register.
There are a total of 3 signals that need to be applied: the clock (CLK, pin 11), the serial data (DATA, pin 12)
and the load enable (LE, pin13). The DATA (DB0DB23) is loaded MSB first and is read on the rising edge of
the CLK. The LE signal is asynchronous to the clock and at its rising edge the DATA gets loaded onto the
相關PDF資料 |
PDF描述 |
|---|---|
| TRF3750IRGPR | IC PLL FREQ SYNTHESIZER 20-QFN |
| V375A48T600BF | CONVERTER MOD DC/DC 48V 600W |
| M83723/74W22197 | CONN RCPT 19POS JAM NUT W/PINS |
| V375A48T600BL3 | CONVERTER MOD DC/DC 48V 600W |
| V375A48T600BL2 | CONVERTER MOD DC/DC 48V 600W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TRF3750Q1900EVM | 功能描述:射頻開發(fā)工具 TRF3750Q1900 Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
| TRF3750Q2100EVM | 制造商:Texas Instruments 功能描述:TRF3750Q2100 EVAL - Bulk |
| TRF3750Q900EVM | 制造商:Texas Instruments 功能描述:TRF3750Q900 EVAL - Bulk |
| TRF3750T-1900EVM | 功能描述:射頻開發(fā)工具 TRF3750T-1900 Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
| TRF3761 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:INTEGER-N PLL WITH INTEGRATED VCO |
發(fā)布緊急采購，3分鐘左右您將得到回復。