- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373687 > TRCV012G5 (Lineage Power) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer(2.5 Gbits/s)(限幅放大器，時鐘恢復(fù)，1：16數(shù)據(jù)多路分解器(2.5 G位/秒)) PDF資料下載
參數(shù)資料
| 型號： | TRCV012G5 |
| 廠商： | Lineage Power |
| 元件分類： | 運動控制電子 |
| 英文描述： | Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer(2.5 Gbits/s)(限幅放大器，時鐘恢復(fù)，1：16數(shù)據(jù)多路分解器(2.5 G位/秒)) |
| 中文描述： | 限幅放大器，時鐘恢復(fù)，1:16數(shù)據(jù)復(fù)用器（2.5 Gb /秒）（限幅放大器，時鐘恢復(fù)，1:16數(shù)據(jù)多路分解器（2.5摹位/秒）） |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 500K |
| 代理商： | TRCV012G5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Preliminary Data Sheet
August 2000
TRCV012G5 and TRCV012G7
Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer
17
Lucent Technologies Inc.
Demultiplexer Operation
The serial 2.5 Gbits/s data is clocked into a 1:16 demultiplexer by the recovered 2.5 GHz clock. The demultiplexed
parallel data is retimed with a 155 MHz clock that is derived from the recovered clock. The relationship between
the serial input data and the parallel D[15:0] bits is given in Figure 8. D15 is the bit that was received first in time in
the serial input data stream.
5-8063(F).a
Figure 8. Serial Input to Parallel Output Data Relationship
Parity Generation (PARITYP/N)
The parity pin (PARITYP/N) is a logic 0 when the number of 1s in the 16-bit output register is an even number, and
the parity pin is a logic 1 when the number of 1s in the output register is an odd number.
Demultiplexer Powerdown (PDDMXN)
The entire demultiplexer and parity generator functionality can be powered down for systems requiring only the
2.5 GHz clock and data outputs. Setting PDDMXN = 0 powers down the demultiplexer and parity generation func-
tions as well as the CK155P/N output clock signal. When PDDMXN = 0, the D[15:0] and PARITYP/N pins should
be left unconnected.
Demultiplexer Data Mute (MUTEDMXN)
Setting the MUTEDMXN = 0 mutes the data going into the demultiplexer and forces all zeros to appear at the par-
allel outputs (D[15:0]).
CK155P/N Low-Speed Output Mute (MUTE155N)
The 155 MHz low-speed clock output (CK155P, CK155N) can be forced to logic low by setting MUTE155N, which
is an active-low CMOS input with an internal pull-up resistor. A ground or logic low applied to MUTE155N mutes
the CK155P/N output.
D15
(MSB)
D14
D1
D0
D15
TIME
(D15 RECEIVED FIRST)
(D0 RECEIVED LAST)
(LSB)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TRCV012G7 | Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer(2.5 Gbits/s and 2.7 Gbits/s)(限幅放大器，時鐘恢復(fù)，1：16數(shù)據(jù)多路分解器(2.5 G位/秒和 2.7 G位/秒)) |
| TRR1Axxx | Miniature, cost-efective switching solution,,state of the art capsule designs |
| TRR1A05D00D | Miniature, cost-efective switching solution,,state of the art capsule designs |
| TRR1A05D50D | Miniature, cost-efective switching solution,,state of the art capsule designs |
| TRR2A24S00D | Miniature, cost-efective switching solution,,state of the art capsule designs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TRCV012G53XE1 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| TRCV012G7 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| TRCV012G73XE1 | 制造商:AGERE 制造商全稱:AGERE 功能描述:TRCV012G5 (2.5 Gbits/s) and TRCV012G7 (2.5 Gbits/s and 2.7 Gbits/s) Limiting Amplifier, Clock Recovery, 1:16 Data Demultiplexer |
| TRD10-103 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
| TRD10-104 | 制造商:RCD 制造商全稱:RCD COMPONENTS INC. 功能描述:RADIAL LEAD TANGOLDTM CAPACITORS EPOXY RESIN COATED, TANTALUM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。