![](http://datasheet.mmic.net.cn/140000/TPS2459RHBR_datasheet_5022100/TPS2459RHBR_20.png)
PRODUCTPREVIEW
SLUS917 – FEBRUARY 2009 ............................................................................................................................................................................................ www.ti.com
Table 6. Register 6: System Configuration (Read/Write)
BIT
NAME
DEFAULT
DESCRIPTION
0
PPTEST
0
12V pulldown test pin. Asserting this pulls the PASS and BLK pins to 0 V.
Clearing bit forces channels to latch off after over-current fault. Setting bit allows channels
1
FLTMODE
0
to automatically attempt restart after fault.
Setting bit makes EN3 and EN12 pins active low.Setting bit makes external ENx pins active
2
ENPOL ENP
0
low; clearing bit makes pins active high. (Actually, setting this bit reverses polarity of
ENPOL R14[5] which will nominally be set as active low).
Setting bit enables 3.3-V channel to prevent reverse current flow.Clearing bit disables 3A
3
3ORON
0
and 3B ORing.
Non-redundant system inrush control bit. Setting bit allows increased inrush current in 12-V
4
12VNRS
0
channel
5
DISA
0
This bit must be set to 1.
6
spare
0
Setting bit allows the 12-V channel to operate despite loss of 3.3 V. For
TCA and AMC
7
DCC
0
applications this bit should be low.
PPTEST
This bit is used for testing the fast turnoff feature of the PASS and BLK pins. Setting this bit enables the fast turnoff drivers for
all four pins. Clearing this bit restores normal operation. PPTEST allows the fast turnoff drivers to operate at full current
indefinitely, whereas they would normally operate for only approximately 15
s. While using PPTEST the energy dissipated in
the fast turnoff drivers must be externally limited to 1 mJ per driver to prevent damage to the TPS2459.
FLTMODE
Setting this bit allows a channel to attempt an automatic restart after an overcurrent condition has caused it to time out and
shut off. The retry period equals approximately 100 times the programmed fault time. The FLTMODE bit affects all four
channels. If cross-connection is enabled (DCC = 0), a fault on the 3.3-V channel turns off the 12-V channel. If the 3.3-V
channel automatically restarts because FLTMODE = 1, the 12-V channel remains disabled until its enable bit (12EN) is cycled
off and on.
ENPOL
Setting this bit makes the EN12 and EN3 pins active low.
3ORON
Setting this bit allows the 3.3-V ORing function to operate normally. Clearing this bit prevents a VOUT3 > VIN3 condition from
turning off the 3 V channel and forces 3A / 3B ORing to behave as if IN3A >> OUT3A, and IN3B >> OUT3B... This bit is
typically cleared for non-redundant systems.
12VNRS
Setting this bit increases the current limit for the 12-V channel to its maximum value during the initial inrush period that
immediately follows the enabling of the channel. During inrush, the current limit behaves as if 12CL[3:0] = 1111B. After the
current drops below this limit, signifying the end of the inrush period, the current limit returns to normal operation. This
function is intended for use in non-redundant systems with capacitive loads. Setting this bit forces the 12-V current limiters to
behave as though the current limit adjust bits R0[3:0], R3[3:0] are set to 1111 right after EN asserts and will persist until the
channel comes out of current limit or the fault timer times out, whichever comes first.
DISA
This bit must be set to 1.
DCC
Setting this bit disables cross-connection. If DCC = 0, when the 3.3-V channel experiences a fault, both it and the 12-V
channel turn off. If DCC = 1, then the 12-V channel continues to operate even if the 3.3-V channel experiences a fault.
X
Table 7. Register 7: Latched Channel Status Indicators (Read-only, cleared on read)
BIT
NAME
DEFAULT
DESCRIPTION
0
spare
1
spare
–
2
spare
3
spare
4
12PG
0
Latches high when OUT12 goes from above VTH_PG to below VTH_PG.
5
12FLT
0
Latches high when 12-V fault timer has run out.
6
3PG
0
Latches high when OUT3 goes from above VTH_PG to below VTH_PG.
7
3FLT
0
Latches high when 3 V fault timer has run out.
12PG
This bit is set if the voltage on OUT12 drops below the power-good threshold set by the 12PG[1:0] bits, and it remains set
until Register 7 is read.
12FLT
This bit is set if the fault timer on the 12-V channel has run out, and it remains set until Register 7 is read.
3PG
This bit is set if the voltage on OUT3 drops below the power-good threshold, and it remains set until Register 7 is read.
3FLT
This bit is set if the fault timer on the 3.3-V channel runs out, and it remains set until Register 7 is read.
20
Copyright 2009, Texas Instruments Incorporated