參數資料
型號： TMS320V642AGDK6
廠商： Texas Instruments, Inc.
英文描述： 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC 14 LEAD; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2500
中文描述： 視頻/影像定點數字信號處理器
文件頁數： 96/123頁
文件大?。?/td> 1205K
代理商： TMS320V642AGDK6
www.ti.com
WAKE INT
(A)
XCLKOUT
Addres/Data
(internal)
t
d(WAKEIDLE)
t
w(WAKEINT)
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
6.8.4
Low-Power Mode Wakeup Timing
Table 6-14
shows the timing requirements,
Table 6-15
shows the switching characteristics, and
Figure 6-11
shows the timing diagram for IDLE mode.
Table 6-14. IDLE Mode Timing Requirements
(1)
MIN
NOM
MAX
UNIT
Without input qualifier
With input qualifier
2t
c(SCO)
5t
c(SCO)
+ t
w(IQSW)
t
w(WAKE-INT)
Pulse duration, external wake-up signal
cycles
(1)
For an explanation of the input qualifier parameters, see
Table 6-13
.
Table 6-15. IDLE Mode Switching Characteristics
(1)
PARAMETER
Delay time, external wake signal to pro-
gram execution resume
(2)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
Without input qualifier
With input qualifier
20t
c(SCO)
cycles
Wake-up from Flash
–
Flash module in active state
20t
c(SCO)
+ t
w(IQSW)
1050t
c(SCO)
1050t
c(SCO)
+ t
w(IQSW)
t
d(WAKE-IDLE)
cycles
Wake-up from Flash
–
Flash module in sleep state
20t
c(SCO)
cycles
Wake-up from SARAM
20t
c(SCO)
+ t
w(IQSW)
(1)
(2)
For an explanation of the input qualifier parameters, see
Table 6-13
.
This is the time taken to begin execution of the instruction that immediately follows the IDLE instruction. execution of an ISR (triggered
by the wake up) signal involves additional latency.
A.
WAKE INT can be any enabled interrupt, WDINT, XNMI, or XRS.
Figure 6-11. IDLE Entry and Exit Timing
Table 6-16. STANDBY Mode Timing Requirements
TEST CONDITIONS
Without input qualification
With input qualification
(1)
MIN
NOM
MAX
UNIT
3t
c(OSCCLK)
t
w(WAKE-
INT)
Pulse duration, external
wake-up signal
cycles
(2 + QUALSTDBY) * t
c(OSCCLK)
(1)
QUALSTDBY is a 6-bit field in the LPMCR0 register.
Electrical Specifications
96
相關PDF資料
PDF描述
TMS320F2812PBKS Adjustable 1.24-16V ±1% Tolerance, 0.05-20mA Shunt Regulator; Package: TSOP-5 / SOT23-5; No of Pins: 5; Container: Tape and Reel; Qty per Container: 3000
TMS320FN Adjustable 1.24-16V ±0.5% Tolerance, 0.05-20mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
TMS320FZ Adjustable 1.24-16V +/-0.5% Tolerance, 0.05-20mA Shunt Regulator, Pb-Free Device; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
TMS320GB Adjustable 1.24-16V ±0.5% Tolerance, 0.05-20mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
TMS320LC545B FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關代理商/技術參數
參數描述
TMS320V642AGNZ6 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 600 MHZ - Trays
TMS320V642AZDK5 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 500MHZ PG2.0 - Trays
TMS320V642AZDK6 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 600MHZ PG2.0 - Trays
TMS320V642AZDK7 制造商:Texas Instruments 功能描述:TMS320DM642A 548PIN FCBGA 720MHZ PG2.0 - Trays
TMS320V642AZNZ5 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 500 MHZ - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*