參數(shù)資料
型號: TMS320C6414TBZLZA8
廠商: Texas Instruments
文件頁數(shù): 117/146頁
文件大?。?/td> 0K
描述: IC FIXED-POINT DSP 532-FCBGA
標(biāo)準(zhǔn)包裝: 60
系列: TMS320C6414T/15T/16T
類型: 定點
接口: 主機(jī)接口,McBSP,PCI,UTOPIA
時鐘速率: 850MHz
非易失內(nèi)存: 外部
芯片上RAM: 1.03MB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 532-BFBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 532-FCBGA(23x23)
包裝: 托盤
配用: TMDXEVM6452-ND - TMDXEVM6452
296-23038-ND - DSP STARTER KIT FOR TMS320C6416
TMS320C6414T, TMS320C6415T, TMS320C6416T
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SPRS226M NOVEMBER 2003 REVISED APRIL 2009
72
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Table 32. Characteristics of the Power-Down Modes
PRWD FIELD
(BITS 1510)
EFFECT ON CHIP’S OPERATION
WAKE-UP METHOD
POWER-DOWN
MODE
011100
PD3
Wake by a device reset
Input clock to the PLL stops generating clocks. All register and
internal RAM contents are preserved. All functional I/O “freeze” in
the last state when the PLL clock is turned off. Following reset, the
PLL needs time to re-lock, just as it does following power-up.
Wake-up from PD3 takes longer than wake-up from PD2 because
the PLL needs to be re-locked, just as it does following power-up.
All others
Reserved
When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or
peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions,
peripherals will not operate according to specifications.
C64x power-down mode with an emulator
If user power-down modes are programmed, and an emulator is attached, the modes will be masked to allow
the emulator access to the system. This condition prevails until the emulator is reset or the cable is removed
from the header. If power measurements are to be performed when in a power-down mode, the emulator cable
should be removed.
When the DSP is in power-down mode PD2 or PD3, emulation logic will force any emulation execution
command (such as Step or Run) to spin in IDLE. For this reason, PC writes (such as loading code) will fail. A DSP
reset will be required to get the DSP out of PD2/PD3.
power-supply sequencing
TI DSPs typically do not require specific power sequencing between the core supply and the I/O supply.
However, systems should be designed to ensure that the Core is powered up prior to the I/O supply and that
the I/O supply is powered up within
≤ 200 ms of the core. This power sequence becomes even more important
in multiprocessor designs.
In addition, for proper device initialization, device reset (RESET) must be held active (low) during device power
ramp and should not be released until the PLL becomes stable.
power-supply design considerations
A dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O
power up. A Schottky diode can also be used to tie the core rail to the I/O rail (see Figure 11).
相關(guān)PDF資料
PDF描述
VE-JNY-IZ CONVERTER MOD DC/DC 3.3V 16.5W
REC3-053.3SRW/H2/A CONV DC/DC 3W 4.5-9VIN 3.3VOUT
RMC40DRTS-S734 CONN EDGECARD 80POS DIP .100 SLD
HMC28DRYS-S734 CONN EDGECARD 56POS DIP .100 SLD
RCB105DHFR CONN EDGECARD 210POS .050 SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6414TBZLZW8 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS320C6414TGLZ1 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
TMS320C6414TGLZ6 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述:
TMS320C6414TGLZ7 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Sig Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320C6414TGLZ8 制造商:Rochester Electronics LLC 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Bulk 制造商:Texas Instruments 功能描述: