參數(shù)資料
型號: TMS320C44PDB-60
英文描述: DSP|32-BIT|CMOS|QFP|304PIN|PLASTIC
中文描述: 數(shù)字信號處理器| 32位|的CMOS | QFP封裝| 304PIN |塑料
文件頁數(shù): 50/132頁
文件大?。?/td> 1707K
代理商: TMS320C44PDB-60
SPRS145G
JULY 2000
REVISED FEBRUARY 2002
50
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
PWM characteristics
Characteristics of the PWMs are as follows:
16-bit registers
Programmable deadband for the PWM output pairs, from 0 to 12
μ
s
Minimum deadband width of 25 ns
Change of the PWM carrier frequency for PWM frequency wobbling as needed
Change of the PWM pulse widths within and after each PWM period as needed
External-maskable power and drive-protection interrupts
Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-space
vector PWM waveforms
Minimized CPU overhead using auto-reload of the compare and period registers
The PWM pins are driven to a high-impedance state when the PDPINTx pin is driven low and
after
PDPINTx
signal qualification. The PDPINTx pin (after qualification) is reflected in bit 8 of the COMCONx register.
PDPINTA pin status is reflected in bit 8 of COMCONA register.
PDPINTB pin status is reflected in bit 8 of COMCONB register.
capture unit
The capture unit provides a logging function for different events or transitions. The values of the selected GP
timer counter is captured and stored in the two-level-deep FIFO stacks when selected transitions are detected
on capture input pins, CAPx (x = 1, 2, or 3 for EVA; and x = 4, 5, or 6 for EVB). The capture unit consists of three
capture circuits.
Capture units include the following features:
One 16-bit capture control register, CAPCONx (R/W)
One 16-bit capture FIFO status register, CAPFIFOx
Selection of GP timer 1/2 (for EVA) or 3/4 (for EVB) as the time base
Three 16-bit 2-level-deep FIFO stacks, one for each capture unit
Three capture input pins (CAP1/2/3 for EVA, CAP4/5/6 for EVB)
one input pin per capture unit. [All inputs
are synchronized with the device (CPU) clock. In order for a transition to be captured, the input must hold
at its current level to meet two rising edges of the device clock. The input pins CAP1/2 and CAP4/5 can also
be used as QEP inputs to the QEP circuit.]
User-specified transition (rising edge, falling edge, or both edges) detection
Three maskable interrupt flags, one for each capture unit
quadrature-encoder pulse (QEP) circuit
Two capture inputs (CAP1 and CAP2 for EVA; CAP4 and CAP5 for EVB) can be used to interface the on-chip
QEP circuit with a quadrature encoder pulse. Full synchronization of these inputs is performed on-chip.
Direction or leading-quadrature pulse sequence is detected, and GP timer 2/4 is incremented or decremented
by the rising and falling edges of the two input signals (four times the frequency of either input pulse).
相關(guān)PDF資料
PDF描述
TMS320C541-40 Digital Signal Processor
TMS320C5420GGUA200 DSP|16-BIT|BGA|144PIN|PLASTIC
TMS320C5420PGEA200 DSP|16-BIT|QFP|144PIN|PLASTIC
TMS320C542-40 Digital Signal Processor
TMS320C6203B-300 Fixed-Point Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C4X 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processing Solutions
TMS320C50 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMS320C50PGE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS320C50PGE57 功能描述:IC 40 MHZ DSP 144-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TMS320C5x 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320C50PGE80 制造商:Rochester Electronics LLC 功能描述:- Bulk