參數(shù)資料
型號： TMS320C32PGE40
元件分類： 數(shù)字信號處理
英文描述： 32-Bit Digital Signal Processor
中文描述： 32位數(shù)字信號處理器
文件頁數(shù)： 62/132頁
文件大?。?/td> 1707K
代理商： TMS320C32PGE40
SPRS145G
–
JULY 2000
–
REVISED FEBRUARY 2002
62
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
low-power modes
The 240xA has an IDLE instruction. When executed, the IDLE instruction stops the clocks to all circuits in the
CPU, but the clock output from the CPU continues to run. With this instruction, the CPU clocks can be shut down
to save power while the peripherals (clocked with CLKOUT) continue to run. The CPU exits the IDLE state if
it is reset, or, if it receives an interrupt request.
clock domains
All 240xA-based devices have two clock domains:
1.
CPU clock domain
–
consists of the clock for most of the CPU logic
2.
System clock domain
–
consists of the peripheral clock (which is derived from CLKOUT of the CPU) and
the clock for the interrupt logic in the CPU.
When the CPU goes into IDLE mode, the CPU clock domain is stopped while the system clock domain continues
to run. This mode is also known as IDLE1 mode. The 240xA CPU also contains support for a second IDLE mode,
IDLE2. By asserting IDLE2 to the 240xA CPU, both the CPU clock domain and the system clock domain are
stopped, allowing further power savings. A third low-power mode, HALT mode, the deepest, is possible if the
oscillator and WDCLK are also shut down when in IDLE2 mode.
Two control bits, LPM1 and LPM0, specify which of the three possible low-power modes is entered when the
IDLE instruction is executed (see Table 11). These bits are located in the System Control and Status
Register 1 (SCSR1), and they are described in the
TMS320LF/LC240xA DSP Controllers Reference Guide:
System and Peripherals
(literature number SPRU357).
Table 11. Low-Power Modes Summary
LOW-POWER MODE
LPMx BITS
SCSR1
[13:12]
CPU
CLOCK
DOMAIN
SYSTEM
CLOCK
DOMAIN
WDCLK
STATUS
PLL
STATUS
OSC
STATUS
FLASH
POWER
EXIT
CONDITION
CPU running normally
XX
On
On
On
On
On
On
—
IDLE1
–
(LPM0)
00
Off
On
On
On
On
On
Peripheral
Interrupt,
External Interrupt,
Reset,
PDPINTA/B
IDLE2
–
(LPM1)
01
Off
Off
On
On
On
On
Wakeup
Interrupts,
External Interrupt,
Reset,
PDPINTA/B
HALT
–
(LPM2)
[PLL/OSC power down]
1X
Off
Off
Off
Off
Off
Off
Reset,
PDPINTA/B
The Flash must be powered down by the user code prior to entering LPM2. For more details, see the
TMS320LF/LC240xA DSP Controllers
Reference Guide: System and Peripherals
(literature number SPRU357).
other power-down options
240xA devices have clock-enable bits to the following on-chip peripherals: ADC, SCI, SPI, CAN, EVB, and EVA.
Clock to these peripherals are disabled after reset; thus, start-up power can be low for the device.
Depending on the application, these peripherals can be turned on/off to achieve low power.
Refer to the SCSR1 register for details on the peripheral clock enable bits.
相關(guān)PDF資料
PDF描述
TMS320C32PGE50 32-Bit Digital Signal Processor
TMS320C40-50 Digital Signal Processors
TMS320C40-60 Digital Signal Processors
TMS320C40TABL40 32-Bit Digital Signal Processor
TMS320C40TABL50 32-Bit Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C32PGE50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor
TMS320C3X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor
TMS320C40 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSOR
TMS320C40-40 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Digital Signal Processor
TMS320C40-50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Signal Processors
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*