- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365829 > TMS320AV420 Color Encoder Circuit PDF資料下載
參數(shù)資料
| 型號： | TMS320AV420 |
| 英文描述： | Color Encoder Circuit |
| 中文描述： | 顏色編碼器電路 |
| 文件頁數(shù)： | 59/132頁 |
| 文件大?。?/td> | 1707K |
| 代理商： | TMS320AV420 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
SPRS145G
–
JULY 2000
–
REVISED FEBRUARY 2002
59
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
–
1443
SPI slave mode operation in LF2403A
The LF2403A device does not have the SPISTE/IOPC5 pin. (This function is available as an internal signal only.)
The following must be done to put the LF2403A SPI in slave mode:
1.
Configure SPISTE/IOPC5 signal for GPIO mode by clearing the MCRB.5 bit.
2.
Configure SPISTE/IOPC5 signal as an output (by writing a 1 to bit 13 of PCDATDIR) and drive it low (by
writing a 0 to bit 5 of PCDATDIR). Note that SPISTE/IOPC5 should not be driven low until after the SPI is
configured and taken out of reset.
NOTE: The slave SPISTE/IOPC5 signal must not be driven low until after the master
and
slave SPI modules
are configured and taken out of reset. The initialization sequence is as follows:
a.
The master SPI is configured first and taken out of reset. This ensures that the master SPICLK is
initialized to its appropriate level (high or low, depending on the polarity bit) first, before the slave SPI
starts accepting clock pulses.
b.
The slave SPI is configured and taken out of reset.
c.
The GPIO/SPI pins of the slave is then configured for SPI operation and the SPISTE/IOPC5 signal is
driven low. This is done
after
ensuring the correct level of the master SPICLK signal. One method of
doing this would be to read the level of the SPICLK pin through the PCDATDIR register and then
deciding on the appropriate course of action.
d.
SPI transmission may commence now. Transmission of data should not be attempted until both master
and slave are configured and the slave SPISTE/IOPC5 signal is driven low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320C203PZA80 | 16-Bit Digital Signal Processor |
| TMS320C206PZ-80 | 16-Bit Digital Signal Processor |
| TMS320C206PZA-80 | 16-Bit Digital Signal Processor |
| TMS320C209-57 | Digital Signal Processor |
| TMS320C209PN40 | 16-Bit Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320AV420PH | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TMS320AV7100APGW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS320AV7100PGW | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS320AV7110 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Integrated Digital Set-top Box Decoder Functional Specification |
| TMS320AV7111GFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。