- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98263 > TLV977-10CPFB (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | TLV977-10CPFB |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| 封裝： | PLASTIC, TQFP-48 |
| 文件頁數(shù)： | 15/21頁 |
| 文件大小： | 289K |
| 代理商： | TLV977-10CPFB |
TLV977-10
3-V, 10-BIT, 21 MSPS, AREA CCD SENSOR PROCESSOR
SLAS229 – AUGUST 1999
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
ADCCLK
25
I
ADC clock input
AGND1
44
Analog ground for internal CDS circuits
AGND2
4
Analog ground for internal PGA circuits
AGND3
20
Analog ground for internal DAC circuits
AGND4
32
Analog ground for internal ADC circuits
AGND5
37
Analog ground for internal REF circuits
AVDD1
43
Analog supply voltage for internal CDS circuits, 3 V
AVDD2
3
Analog supply voltage for internal PGA circuits, 3 V
AVDD3
19
Analog supply voltage for internal DAC circuits, 3 V
AVDD4
33
Analog supply voltage for internal ADC circuits, 3 V
AVDD5
41
Analog supply voltage for internal ADC circuits, 3 V
BLKG
36
Control input. The CDS operation is disabled when the BLKG is pulled low.
CLAMP
47
I
CCD signal clamp control input
CLREF
48
O
Clamp reference voltage output
CS
28
I
Chip Select. A logic low on this input enables the TLV977-10.
D0 – D9
7–16
O
10-bit 3-state ADC output data or offset DACs test data
DACO1
21
O
Digital-to-analog converter output1
DACO2
22
O
Digital-to-analog converter output2
DACT
23
O
MUXed test output for internal offset DACs
DGND
5
Digital ground
DIGND
18
Digital interface circuit ground
DIN
1
I
Input signal from CCD
DIVDD
17
Digital interface circuit supply voltage, 1.8 V – 4.4 V
DVDD
6
Digital supply voltage, 3-V
OBCLP
31
I
Optical black level and offset calibration control input, active low
OE
24
I
Output data enable, active low
PIN
2
I
Input signal from CCD
RESET
29
I
Hardware reset input, active low. This signal forces a reset of all internal registers
RBD
38
O
Internal bandgap reference for external decoupling
RMD
39
O
Ref– output for external decoupling
RPD
40
O
Ref+ output for external decoupling
SCLK
26
I
Serial clock input. This clock synchronizes the serial data transfer.
SDIN
27
I
Serial data input to configure the internal registers
SR
45
I
CCD reference level sample clock input
STBY
30
I
Hardware power-down control input, active low
SV
46
I
CCD signal level sample clock input
TPM
34
O
Muxed test output: PGA noninverting output or inverted PGA clock
TPP
35
O
Muxed test output: PGA inverting output or inverted CDS clock
VSS
42
Silicon substrate, normally connected to analog ground
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV987CPFB | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLV990-13PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV990-13PFBG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV990-21PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV990-21PFBG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV986 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-V, 10-BIT, 12.5 MSPS, AREA CCD SENSOR PROCESSOR |
| TLV986CPFB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLV986PFB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-V, 10-BIT, 12.5 MSPS, AREA CCD SENSOR PROCESSOR |
| TLV987 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3-V 10-BIT 27 MSPS AREA CCD SENSOR SIGNAL PROCESSOR |
| TLV987CPFB | 功能描述:IC 10-BIT CCD PROCESSOR 48-TQFP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。