- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371186 > TLV320ALC23 (Texas Instruments, Inc.) Evaluation Platform for the TLV320ALC23 Stereo Audio CODEC and TLV230DAC23 Stereo DAC PDF資料下載
參數(shù)資料
| 型號： | TLV320ALC23 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | Evaluation Platform for the TLV320ALC23 Stereo Audio CODEC and TLV230DAC23 Stereo DAC |
| 中文描述： | 評估平臺為TLV320ALC23 DAC的立體聲音頻編解碼器和立體聲TLV230DAC23 |
| 文件頁數(shù)： | 5/46頁 |
| 文件大?。?/td> | 452K |
| 代理商： | TLV320ALC23 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
SLAS428 AUGUST 2004
www.ti.com
5
ELECTRICAL CHARACTERISTICS
At +25
°
C, AVDD,DRVDD,IOVDD = 3.3 V, DVDD = 1.8 V, Int. Vref = 2.5 V, Fs (Audio) = 48 kHz, unless otherwise noted (continued)
PARAMETER
TEST CONDITIONS
VOLTAGE REFERENCE
VREF output programmed as 2.5 V
VREF output programmed as 1.25 V
MIN
TYP
MAX
UNITS
Voltage range
2.3
2.5
2.7
V
1.15
1.25
1.35
Voltage range
External VREF. By design, not tested in
production.
1.2
2.55
V
Reference drift
Internal VREF = 1.25 V
29
ppm/
°
C
Current drain
Extra current drawn when the internal
reference is turned on.
650
μ
A
DIGITAL INPUT / OUTPUT(1)
Internal clock frequency
8.8
MHz
Logic family
CMOS
Logic level:
VIH
VIL
VOH
VOL
IIH = +5
μ
A
IIL = +5
μ
A
IOH = 2 TTL loads
IOL = 2 TTL loads
0.7xIOVDD
V
0.3
0.3xIOVDD
V
0.8xIOVDD
V
0.1xIOVDD
V
Capacitive load
10
pF
POWER SUPPLY REQUIREMENTS
Power supply voltage
AVDD(2)
DRVDD(2)
2.7
3.6
V
2.7
3.6
V
IOVDD
1.1
3.6
V
DVDD
1.525
1.95
V
IAVDD
48 ksps, output drivers in low
off
2.2
Stereo audio playback
IDRVDD
0
mA
IDVDD
power mode, VGND off, PLL
2.4
IAVDD
Additional power consumed
when PLL is enabled.
0.1
PLL
IDRVDD
1.3
mA
IDVDD
0.9
IAVDD
Additional power consumed
when VGND is powered.
0.3
VGND
IDRVDD
0.9
mA
IDVDD
0
Hardware power down
(1)Internal oscillator is designed to give nominally 8-MHz clock frequency. However, due to process variations, this frequency can vary from device
to device. All calculations for delays and wait times in the data sheet assume an 8-MHz oscillator clock.
(2)It is recommended that AVDD and DRVDD be set to the same voltage for the best performance. It is also recommended that these supplies be
separated on the user’s PCB.
All currents
2
μ
A
相關PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC14C | PRODUCT NOTIFICATION |
| TLV320AIC14I | PRODUCT NOTIFICATION |
| TLV320DAC23IGQE | STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER |
| TLV320AIC25IPFBR | Layout and Grounding Guidelines for TLV320AIC2x |
| TLV320AIC25IPFBRG4 | Layout and Grounding Guidelines for TLV320AIC2x |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320ALC31 | 制造商:BB 制造商全稱:BB 功能描述:LOW POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY |
| TLV320DA26IRHBG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Ster DAC w/Hdphn/Spkr Amp RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC23 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER |
| TLV320DAC23_07 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Stereo Audip D/A Converter, 8-to 96 kHz With intergrated haeadphone Amplifier |
| TLV320DAC23GQE | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low-Power Portable Aud Converter RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。