- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371186 > TLV320AIC20C (Texas Instruments, Inc.) Layout and Grounding Guidelines for TLV320AIC2x PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320AIC20C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Layout and Grounding Guidelines for TLV320AIC2x |
| 中文描述： | 為TLV320AIC2x布局和接地指南 |
| 文件頁數(shù)： | 13/46頁 |
| 文件大?。?/td> | 452K |
| 代理商： | TLV320AIC20C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
SLAS428 AUGUST 2004
www.ti.com
13
OPERATIONAUDIO DAC
Audio Analog I/O
The ’DAC26 has one mono audio input (MICIN) typically used for microphone recording, and an auxiliary input (AUX) that
can be used as a second microphone or line input. The ’DAC26 has an analog pass through mode where by the input from
the Mic and AUX input can be routed to any one of the analog output drivers. The dual audio output drivers have
programmable power level and can be configured to drive up to 325 mW into an 8-
speaker, or to drive 16-
stereo
headphones at over 30-mW per channel, or to provide a stereo line-level output. The power level of the output drivers is
controlled using bit D12 in control register REG05H/Page2. The ’DAC26 also has a virtual ground (VGND) output driver,
which can optionally be used to connect the return terminal of headphones, to eliminate the ac-coupling capacitors needed
at the headphone output. The VGND amplifier is controlled by bit D8 of REG05H/Page2. A special circuit has also been
included in the ’DAC26 to insert a short keyclick sound into the stereo audio output, even when the audio DAC is powered
down. The keyclick sound is used to provide feedback to the user when a particular button is pressed or item is selected.
The specific sound of the keyclick can be adjusted by varying several register bits that control its frequency, duration, and
amplitude.
Audio Digital Interface
Digital audio data samples are transmitted between the ’DAC26 and the audio processor via the serial bus (BCLK, LRCK,
DIN) that can be configured to transfer digital data in four different formats: right justified, left justified, I
2
S, and DSP. The
four modes are MSB-first and operate with variable word length of 16, 20, 24, or 32 bits. The digital audio serial bus of the
’DAC26 can operate in master or slave mode, depending on its register settings. The word-select signal (LRCK) and bit
clock signal (BCLK) are configured as outputs when the bus is in master mode. They are configured as inputs when the
bus is in slave mode. The LRCK is representative of the audio DAC sampling rate and is synchronized with DIN.
DAC SAMPLING RATE
The Audio Control 1 register (Register 00H, Page2) determines the sampling rates of the audio DAC, which is scaled
down from a reference rate (Fsref). When the audio DAC is powered up, it is configured by default as an I
2
S slave with
the DAC operating at Fsref.
WORD SELECT SIGNALS
The word select signal (LRCK) indicates the channel being transmitted:
LRCK = 0: left channel for I
2
S mode
LRCK = 1: right channel for I
2
S mode
For other modes see the timing diagrams below.
Bitclock (BCLK) Signal
In addition to flexibility as master or slave mode, the BCLK can also be configured in two transfer modes—256S and
Continuous Transfer Modes. These modes are set using bit D12/REG06h/Page2.
256S TRANSFER MODE
In the 256S mode, the BCLK rate always equals 256 times the maximum of the LRCK frequencies. In
the 256S mode, the DAC sampling rate equal to Fsref (as selected by bit D5D0/REG00h/Page2) and leftjustified
mode is not supported.
CONTINUOUS TRANSFER MODE
In the continuous transfer mode, the BCLK rate always equals two times the word length of the maximum of the LRCK
frequencies.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320DAC23GQER | STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER |
| TLV320DAC23IGQER | STEREO AUDIO D/A CONVERTER, 8-TO 96KHZ WITH INTERGRATED HEADPHONE AMPLIFIER |
| TLV320ALC23 | Evaluation Platform for the TLV320ALC23 Stereo Audio CODEC and TLV230DAC23 Stereo DAC |
| TLV320AIC14C | PRODUCT NOTIFICATION |
| TLV320AIC14I | PRODUCT NOTIFICATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC20CPFB | 功能描述:接口—CODEC Low Power Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC20CPFBG4 | 功能描述:接口—CODEC 3.3V CMOS 18-Bit Unv Bus Drvr W/3-St Otpt RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC20CPFBR | 功能描述:接口—CODEC Low Power Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC20CPFBRG4 | 功能描述:接口—CODEC Low Power Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC20EVM | 功能描述:EVAL MOD FOR TLV5604/08/31 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。