- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384004 > TLC320AD55C (Texas Instruments, Inc.) Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) PDF資料下載
參數(shù)資料
| 型號： | TLC320AD55C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| 中文描述： | sigma - delta模擬接口電路（Σ-Δ模擬接口） |
| 文件頁數(shù)： | 15/41頁 |
| 文件大小： | 256K |
| 代理商： | TLC320AD55C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
2–3
2.1.13
FIR Overflow Flag
The decimator FIR filter provides an overflow flag to the control 2 register to indicate that the input to the
filter has exceeded the range of the internal filter calculations. When this bit is set in the register, it remains
set until the register is read by the user. Reading this value always resets the overflow flag.
2.2
Terminal Descriptions
The following sections describe the terminal functions.
2.2.1
2.2.1.1
Reset and Power-Down
Reset
As shown in Figure 2–1, the TLC320AD55C resets both the internal counters and registers, including the
programmed registers, in two ways:
By appling a low-going reset pulse to the RESET terminal
By writing to the programmable software reset bit (D07 in control 1 register)
PWRDWN resets the counters only and preserves the programmed register contents. The DAC resets to
the 15-bit mode.
RESET
D
TRESET
RESET
Software RESET Control
Register 1, Bit 7
MCLK
To Circuitry
NOTE A: RESET to circuitry is at least 6 MCLK periods long and releases on the positive edge of MCLK.
Figure 2–1. Reset Function
Internal TLC320AD55C
2.2.1.2
Conditions of Reset
The two internal reset signals used for the reset and synchronization functions are:
Counter reset
–This signal resets all flip-flops and latches that are not externally programmed,
with the exception of those generating the reset pulse itself. Additionally, this
signal resets the software power-down bit.
Counter reset
=RESET terminal or reset bit or PWRDWN terminal
Register reset –This signal resets all flip-flops and latches that are not reset by the counter
reset, except those generating the reset pulse itself.
Register reset =RESET terminal or reset bit
Both reset signals are at least six MCLK periods long (T
RESET
) and release on the trailing edge of MCLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD56(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口) |
| TLC320AD56C | Sigma-Delta Analog Interface Circuit |
| tlc320ad56c | Sigma-Delta Analog Interface Circuit(Sigma-Delta 模擬接口電路) |
| TLC320AD57(中文) | Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC) |
| TLC320AD57C | Sigma-Delta Stereo Analog-to-Digital Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD56 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Analog Interface Circuit |
| TLC320AD56C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Analog Interface Circuit |
| TLC320AD56CFN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD56CPT | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD57 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。