- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69493 > TLC320AD50IDW (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | TLC320AD50IDW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封裝： | PLASTIC, SO-28 |
| 文件頁數(shù)： | 41/56頁 |
| 文件大小： | 555K |
| 代理商： | TLC320AD50IDW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
6–1
6 Register Set
Bits D12 through D8 in a secondary serial communication comprise the address of the register that is written with
data carried in D7 through D0. D13 determines a read or write cycle to the addressed register. When low, a write cycle
is selected.
The following table shows the register map.
Table 6–1. Register Map
REGISTER NO.
D15
D14
D13
D12
D11
D10
D9
D8
REGISTER NAME
0
No operation
1
0
1
Control 1
2
0
1
0
Control 2
3
0
1
Control 3
4
0
1
0
Control 4
6.1
Control Register 1
Table 6–2. Control Register 1
D7
D6
D5
D4
D3
D2
D1
D0
DESCRIPTION
1
–
Software reset
0
–
Software reset not asserted
–
1
–
Software power down (analog and filters)
–
0
–
Software power down (not asserted)
–
1
–
Select AUXP and AUXM for ADC
–
0
–
Select INP and INM for ADC
–
0
–
Select INP and INM for monitor
–
1
–
Select AUXP and AUXM for monitor
–
1
–
Monitor amplifier gain = – 18 dB (see Note 1)
–
1
0
–
Monitor amplifier gain = – 8 dB (see Note 1)
–
0
1
–
Monitor amplifier gain = 0 dB (see Note 1)
–
0
–
Monitor amp mute
–
1
–
Digital loopback asserted
–
0
–
Digital loopback not asserted
–
1
16-bit DAC mode (hardware secondary requests)
–
0
Not 16-bit DAC mode (software secondary requests) [(15+1)– bit mode]
Default value: 0 0 0 0 0 0 0 0
NOTE 1: These gains are for a single-ended input. The gain is 6 dB lower with a differential input.
A software reset is a one-shot operation and this bit is cleared to 0 after reset. It is not necessary to write a 0 to end
the master reset operation. Writing 0s to the reserved bits is suggested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD50CPTR | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC320AD50IPTR | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC320AD50IPT | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC555QDRQ1 | PULSE; RECTANGULAR, 1.2 MHz, TIMER, PDSO8 |
| TLC7701MPWREPG4 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD50IPT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CDW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。