- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69493 > TLC320AD50IDW (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | TLC320AD50IDW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封裝： | PLASTIC, SO-28 |
| 文件頁數(shù)： | 3/56頁 |
| 文件大小： | 555K |
| 代理商： | TLC320AD50IDW |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
1–4
1.4
Ordering Information
PACKAGE
TA
SMALL OUTLINE
PLASTIC DIP
(DW)
QUAD FLAT PACK
(PT)
0
°C to 70°C
TLC320AD50CDW
TLC320AD52CDW
TLC320AD50CPT
TLC320AD52CPT
–40
°C to 85°C
TLC320AD50IDW
1.5
Terminal Functions
TERMINAL
NAME
NO.
PT
NO.
DW
I/O
DESCRIPTION
ALTDATA
17
14
I
Alternate data. ALTDATA signals are routed to DOUT during secondary communication if the phone mode
is enabled using control 2 register.
AUXM
48
4
I
Inverting input to auxiliary analog input. AUXM requires an external single-pole antialias filter with a low output
impedance and should be tied to AVSS if not used.
AUXP
47
3
I
Noninverting input to auxiliary analog input. AUXP requires an external single-pole antialias filter with a low
output impedance and should be tied to AVSS if not used.
AVDD
37
25
I
Analog ADC power supply (5 V only) (see Note 1)
AVDD(PLL)
5
7
I
Analog power supply for the internal PLL (5 V only) (see Note 1)
AVSS
39
26
I
Analog ground (see Note 1)
AVSS(PLL)
7
8
I
Analog ground for the internal PLL (see Note 1)
DIN
15
12
I
Data input. DIN receives the DAC input data and register data from the external DSP (digital signal processor)
and is synchronized to SCLK and FS. Data is latched at the falling edge of SCLK when FS is low. DIN is at
high impedance when FS is not active.
DOUT
14
11
O
Data output. DOUT transmits the ADC output bits and register data, and is synchronized to SCLK. Data is
sent out at the rising edge of SCLK when FS is low. DOUT is at high impedance when FS is not activated.
When configured as a master, DOUT is active only during the appropriate time slot. DOUT is in high
impedance during the frame syncs for the slaves.
DVDD
11
9
I
Digital power supply (5 V or 3 V) (see Note 1)
DVSS
12
10
I
Digital ground (see Note 1)
FC
23
17
I
Hardware secondary communication request. When FC is set to high, a secondary communication, followed
by the primary communication, will occur to transfer data between this device and the external controller. FC
is sampled and latched on the rising edge of FS at the end of the primary serial communication. See section
3 for details.
FILT
43
28
O
Bandgap filter. FILT is provided for decoupling of the bandgap reference, and provides 3.2 V. The optimal
capacitor value is 0.1
F (ceramic). This voltage node should be loaded only with a high-impedance dc load.
FLAG
16
13
O
Output flag. During phone mode, FLAG contains the value set in control 2 register.
FS
27
20
I/O
Frame sync. FS is an output when the device is configured as a master (M/S pin tied high). FS is an input when
the device is configured as a slave (M/S pin tied low). When configured as a slave, data will transfer when
FS goes low. FS is internally generated in the master mode for the master device and all slave devices. In
the master mode FS is low during data transfer.
FSD
28
21
O
Frame sync delayed output. The FSD (active-low) output synchronizes a slave device to the frame sync of
the master device. FSD is applied to the slave FS input and is the same duration as the master FS signal but
is delayed in time by the number of shift clocks programmed in the control 3 register.
INM
2
6
I
Inverting input to analog modulator. INM requires an external single-pole antialias filter with a low output
impedance.
INP
1
5
I
Noninverting input to analog modulator. INP requires an external single-pole antialias filter with a low output
impedance.
NOTES:
1. Separate analog and digital power and ground pins are supplied on this device. For best operation and results, the PC board designer
should utilize separate analog and digital power supplies as well as separate analog and digital ground planes.
2. All digital inputs and outputs are TTL compatible, unless otherwise noted (for DVDD = 5 V).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD50CPTR | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC320AD50IPTR | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC320AD50IPT | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC555QDRQ1 | PULSE; RECTANGULAR, 1.2 MHz, TIMER, PDSO8 |
| TLC7701MPWREPG4 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD50IPT | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CDW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。