- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382592 > TL16PC564BLV (Texas Instruments, Inc.) PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER PDF資料下載
參數(shù)資料
| 型號(hào)： | TL16PC564BLV |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER |
| 中文描述： | 的PCMCIA通用異步收發(fā)器 |
| 文件頁數(shù)： | 5/33頁 |
| 文件大?。?/td> | 488K |
| 代理商： | TL16PC564BLV |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
TL16PC564B, TL16PC564BLV
PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
SLLS225A – MARCH 1996 – REVISED FEBRUARY 1998
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
INTER-
FACE
I/O
DESCRIPTION
NAME
NO.
78
79
81
82
83
84
85
87
90
92
HA0
HA1
HA2
HA3
HA4
HA5
HA6
HA7
HA8
HA9
H
I
The 10-bit address bus addresses the attribute memory (bits 1–8) and addresses the internal
UART as either PCMCIA I/O (bits 0–2) or as a standard COM port (bits 0–9).
HD0
HD1
HD2
HD3
HD4
HD5
HD6
HD7
77
76
75
100
99
98
96
95
H
I/O
The 8-bit bidirectional data bus transfers data to and from the attribute memory and the internal
UART.
INPACK
71
H
O
Input port acknowledge. INPACK is an active-low output signal that is asserted when the card
responds to an I/O read cycle at the address on the HA bus.
IORD
63
H
I
I/O read strobe. IORD is an active-low input signal activated to read data from the card I/O space.
The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the
I/O transfer to take place. This signal has an internal pullup resistor.
IOWR
64
H
I
I/O write strobe. IORW is an active-low input signal activated to write data to the card I/O space.
The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the
I/O transfer to take place. This signal has an internal pullup resistor.
IREQ
88
H
O
Interrupt request. IREQ is an active-low output signal asserted by the card to indicate to the host
CPU that a card device requires host software service. This signal doubles as READY/BUSY
during power-up initialization.
IRQ
27
S
O
Interrupt request. This active-high IRQ to the subsystem indicates a host CPU write to attribute
memory has occurred.
NANDOUT
12
M
O
This is a production test output.
OE
93
H
I
Output enable. OE is an active-low input signal used to gate memory read data from the card. This
signal has an internal pullup resistor.
OUT1
OUT2
37
44
U
O
Output 1 and output 2 are active-low signals. OUT1 and OUT2 are user-defined output terminals
that are set to their active state by setting respective MCR bits (OUT1 and OUT2) high. OUT1 and
OUT2 are set to their inactive (high) state as a result of a reset, doing loop-mode operation, or by
resetting bit 2 (OUT1) or bit 3 (OUT2) of the MCR. This signal has an open-drain outputs.
Receiver clock. RCLK is the 16
×
-baud-rate clock input for the receiver section of the UART.
Read enable or data strobe input. RD(DS) is the active-low read enable in the Intel mode and the
active-low data strobe in the Zilog mode.
RCLK
40
U
I
RD(DS)
29
S
I
REG
73
H
I
Attribute memory select. This active-low input signal is generated by the host CPU and accesses
attribute memory (OE and WE active) and I/O space (IORD or IOWR active). PCMCIA common
memory access is excluded. This signal has an internal pullup resistor and hysteresis on the input
buffer.
RESET
67
H
I
Reset. RESET is an active-high input that serves as the master reset for the device. RESET clears
the UART, placing the card in an unconfigured state. This signal has an internal pullup resistor.
RI
50
U
I
Ring indicator. RI is an active-low modem status signal whose condition can be checked by reading
bit 6 (RI) of the MSR. The trailing-edge ring indicator (TERI) bit 2 of the MSR indicates that RI has
transitioned from a low to a high state since the last read from the MSR. If the modem status
interrupt is enabled when this transition occurs, an interrupt is generated.
Host = H, Subsystem = S, UART = U, Miscellaneous = M
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TL172C | NORMALLY OFF SILICON HALL-EFFECT SWITCH |
| TL2218-285YPW | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL2218 | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL2218-285Y | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL22I7-285KTP | FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TL16PC564BLVI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER |
| TL16PC564BLVIPZ | 功能描述:UART 接口集成電路 PCM Universal Async Rcvr Transmitter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PC564BLVIPZG4 | 功能描述:UART 接口集成電路 16-Bit Bus Trnscvr With 3-State Outputs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PC564BLVPZ | 功能描述:UART 接口集成電路 PCMCIA Univ Async Receiver Transmitter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PC564BPZ | 功能描述:UART 接口集成電路 Sngl UART w/64-Byte FIFOs PCMCIA Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。