- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382592 > TL16PC564BLV (Texas Instruments, Inc.) PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER PDF資料下載
參數(shù)資料
| 型號(hào)： | TL16PC564BLV |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER |
| 中文描述： | 的PCMCIA通用異步收發(fā)器 |
| 文件頁數(shù)： | 11/33頁 |
| 文件大小： | 488K |
| 代理商： | TL16PC564BLV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
TL16PC564B, TL16PC564BLV
PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
SLLS225A – MARCH 1996 – REVISED FEBRUARY 1998
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
subsystem control register
The subsystem control register is an 8-bit register located at subsystem address 110 (hex). This register is
programmed based on host CPU configuration information and has a default selection of COM2 after a valid
reset. The bit definitions are as follows (0 = LSB):
Bits 0 and 1 define which host COM port the UART is connected to when the chip is in the address mode.
COM2 is the default (power-up) condition.
BIT 1
BIT 0
COM PORT
0
0
COM1
1
0
COM2
0
1
COM3
1
1
COM4
Bit 2 is a host CPU interrupt-enable bit. When bit 2 is set, any subsystem attribute-memory write cycle
causes STSCHG to be asserted. Bit 2 is cleared after a valid reset.
Bit 3 enables or disables address-mode selection as described in the host CPU/UART interface description.
Bit 3 is cleared (disabling the address mode) after a valid reset.
Bits 4 and 5 together ensure adherence to PCMCIA power-up requirements. At power up, the card must
operate as a memory card and all host CPU I/O operations must be disabled. IREQ, which doubles as the
host CPU READY/BUSY line, powers up low, indicating that the memory card is busy. Once the subsystem
initializes attribute memory, the subsystem sets bit 4 to indicate that the memory card is ready. Then bit 5 is
reset, changing the configuration from a memory card to an I/O card, enabling host CPU UART accesses.
IREQ now becomes the host CPU interrupt-request line.
BIT 5
BIT 4
CONFIGURATION
1
0
Memory card, I/O operation (UART) disabled; IREQ is low, indicating card is busy (power-up and reset
condition)
1
1
Memory card, I/O operation (UART) disabled; IREQ is high, indicating card is ready
0
X
I/O card, I/O operation (UART) enabled; IREQ now functions as the host CPU interrupt-request line
Bit 6 is a self-clearing bit that resets the subsystem IRQ signal. Writing a 1 to this location clears the IRQ
interrupt.
Bit 7 enables or disables serial-bypass mode as described in the subsystem serial-bypass-mode
description. Bit 7 is cleared (disabling serial-bypass mode) after a valid reset.
subsystem PGMCLK register/divide-by-n circuit
The subsystem PGMCLK register is a 6-bit write-only register located at address 120 hex and is used to select
the divisor of the divide-by-n-and-a-half circuitry. Any write to this register generates a reset to the UART and
the divide-by-n circuitry.
The divide-by-n circuitry allows for a divisor from 0 to 31.5 in 0.5 increments (PGMCLK0 is the half bit). The
divided clock output drives the UART clock input and can be seen on UARTCLK. The UART requires a clock
with a minimum high pulse duration of 50 ns and a minimum low pulse duration of 50 ns (10-MHz maximum
operating frequency). A programmed divisor between 2 and 7.5 drives the UART clock low for one XIN clock
cycle for integer divisors and one-and-a-half XIN clock cycles for integer-plus-a-half divisors. A programmed
divisor of eight or greater drives the UART clock low for four XIN clock cycles for integer divisors. A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TL172C | NORMALLY OFF SILICON HALL-EFFECT SWITCH |
| TL2218-285YPW | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL2218 | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL2218-285Y | EXCALIBUR CURRENT-MODE SCSI TERMINATOR |
| TL22I7-285KTP | FIXED-VOLTAGE REGULATORS FOR SCSI ACTIVE TERMINATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TL16PC564BLVI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER |
| TL16PC564BLVIPZ | 功能描述:UART 接口集成電路 PCM Universal Async Rcvr Transmitter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PC564BLVIPZG4 | 功能描述:UART 接口集成電路 16-Bit Bus Trnscvr With 3-State Outputs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PC564BLVPZ | 功能描述:UART 接口集成電路 PCMCIA Univ Async Receiver Transmitter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| TL16PC564BPZ | 功能描述:UART 接口集成電路 Sngl UART w/64-Byte FIFOs PCMCIA Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。