參數(shù)資料
型號： TDA7546
廠商： 意法半導體
英文描述： Multichip module for TMC tuner applications
中文描述： 豐田汽車多芯片模塊調(diào)諧器應用
文件頁數(shù)： 29/68頁
文件大小： 823K
代理商： TDA7546
TDA7546
Functional description
29/68
Figure 5.
Demodulator block diagram
The module needs a fixed clock of 8.55MHz. Optionally an 8.664MHz clock may be used by
setting the corresponding bit in rds_bd_ctrl register (refer to
Table 42
).
In order to optimize the error correction in the group and block synchronization module, the
sensitivity level of the quality bit can be adjusted in four steps with “qsens” bits
rds_bd_ctrl[5:4]. Only bits marked as bad by the quality bit are allowed to be corrected in the
group and block synchronization module. If an error correction is done on a good marked
RDS bit, the “data_ok” bit rds_corrp[1] will not be set .
The RDS bit demodulator can be controlled by the bits 1-6 of rds_bd_ctrl register for
example to select 57KHz PLL and 1187.5Hz PLL time constant. This is useful in order to
achieve a fast synchronization after a program resp. frequency change (fast time constant)
and to get a maximum of noise immunity after synchronization (slow time constant).
The user may choose between 2 possibilities via bit rds_bd_ctrl[1]:
a)
Hardware selected time constant - In this case both pll time constants are reset to
the fastest one, with a reset from the group and block synchronization module, or if
the software decides to resynchronize by setting “ar_res” rds_int[5] . Then both
PLLs increase automatically to the slowest time constant. This is done in four
steps within a total time of 215.6 ms (256 RDS clocks).
b)
Software selected time constant - In this case the time constant of both PLL can
be selected individually by software (rds_bd_ctrl[4:2]). Four time constants (5 ms,
15 ms, 35 ms, 76 ms) can be set independently for 1187.5 Hz PLL and two time
constants (2 ms, 10 ms) for the 57 KHz PLL.
The sensitivity of the quality bit can be adjusted to four levels with the “qsens1” and “qsens0”
rds_bd_ctrl[6:5] bits. “qsens1 = 0” and “qsens0 = 0” means minimum sensitivity, “qsens1 =
1” and “qsens0 = 1” maximum sensitivity.
to RDS group and block synchronisation
module:
RDSCLK
RDSDAT
RDSQAL
AR_RES
mclk
(8,550 or 8,664 MHz)
MPX
Input-stage
(digital Filter )
ARI in-
dicator
57 kHz PLL
frequency
offset comp.
Clock Generator
Half Wave
Integrator
Half Wave
Extractor
RDS Quality
Extractor
RDS Data
Extractor
1187.5Hz
PLL
mclk
from RDS group and block synchronisation
module:
Sine comp.
Cosine comp.
相關PDF資料
PDF描述
TDA7546TR Multichip module for TMC tuner applications
TDA7550 DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7550R DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7551 DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
TDA7552 DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
相關代理商/技術參數(shù)
參數(shù)描述
TDA7546TR 制造商:STMicroelectronics 功能描述:
TDA7548 功能描述:音頻放大器 4 x 50W Multi Quad Power Amplifer D RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel
TDA7550 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TDA7550R 制造商:STMicroelectronics 功能描述:
TDA7551 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DIGITAL SIGNAL PROCESSING IC FOR SPEECH AND AUDIO APPLICATIONS
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*