- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385914 > TCS59SM816BFT-75 (Toshiba Corporation) 4M×4Banks×16Bits Synchronous DRAM(4組4M×16位同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | TCS59SM816BFT-75 |
| 廠商： | Toshiba Corporation |
| 英文描述： | 4M×4Banks×16Bits Synchronous DRAM(4組4M×16位同步動態(tài)RAM) |
| 中文描述： | 4米× 4Banks × 16位同步DRAM（4組4米× 16位同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 8/49頁 |
| 文件大小： | 2423K |
| 代理商： | TCS59SM816BFT-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TC59SM816/08/04BFT/BFTL-70,-75,-80
2000-03-14 8/49
(9)
These parameters account for the number of clock cycles and depend on the operating frequency of the
clock, as follows:
the number of clock cycles
=
specified value of timing / clock period
(count fractions as a whole number)
(10)
t
CH
is the pulse width of CLK measured from the positive edge to the negative edge referenced to V
IH
(min). t
CL
is the pulse width of CLK measured from the negative edge to the positive edge referenced to
V
IL
(max).
(11)
Power-up Sequence
Power-up must be performed in the following sequence.
1)
Power must be applied to V
CC
and V
CCQ
(simultaneously) while all input signals are held in the
“NOP” state. The CLK signals must be started at the same time.
2)
After power-up a pause of at least 200
μ
s is required. It is required that DQM and CKE signals
must be held “High” (V
CC
levels) to ensure that the DQ output is in High-impedance state.
3)
All banks must be precharged.
4)
The Mode Register Set command must be asserted to initialize the Mode Register.
5)
A minimum of eight Auto Refresh dummy cycles is required to stabilize the internal circuitry of
the device.
The Mode Register Set command can be invoked either before or after the Auto Refresh dummy cycles.
(12)
AC Latency Characteristics
CKE to clock disable (CKE Latency)
1
DQM to output in High-Z (Read DQM Latency)
2
DQM to input data delay (Write DQM Latency)
0
Write command to input data (Write Data Latency)
0
CS
to Command input (
CS
Latency)
0
CL
=
2
2
Precharge to DQ Hi-Z Lead time
CL
=
3
3
CL
=
2
1
Precharge to Last Valid data out
CL
=
3
2
CL
=
2
2
Burst Stop Command to DQ Hi-Z Lead time
CL
=
3
3
CL
=
2
1
Burst Stop Command to Last Valid data out
CL
=
3
2
Cycle
CL
=
2
BL
+
t
RP
Read with Autoprecharge Command to Active/Ref Command
CL
=
3
BL
+
t
RP
CL
=
2
BL
+
t
RP
Write with Autoprecharge Command to Active/Ref Command
CL
=
3
BL
+
t
RP
Cycle
+
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCS59SM816BFT-80 | 4M×4Banks×16Bits Synchronous DRAM(4組4M×16位同步動態(tài)RAM) |
| TCS59SM816BFTL-70 | 4M×4Banks×16Bits Synchronous DRAM(4組4M×16位同步動態(tài)RAM) |
| TCS59SM816BFTL-75 | 4M×4Banks×16Bits Synchronous DRAM(4組4M×16位同步動態(tài)RAM) |
| TCS59SM816BFTL-80 | 4M×4Banks×16Bits Synchronous DRAM(4組4M×16位同步動態(tài)RAM) |
| TCS800 | 800 Watts, 50 Volts, Pulsed Avionics 1030 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCS5BB6A0 | 制造商:Digital Persona 功能描述:SPI USB - TRAY STAINLESS STEEL BEZEL - Trays 制造商:UPEK 功能描述:SPI USB - TRAY STAINLESS STEEL BEZEL - Trays |
| TCS5BB6A2 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL SMALL PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL SMALL PACKAGE - Bulk |
| TCS5BE6B1 | 制造商:Digital Persona 功能描述:TCS5BE6B1 - Bulk 制造商:UPEK 功能描述:TCS5BE6B1 - Bulk |
| TCS5BF6A1 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) TRAY STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) TRAY STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk |
| TCS5BF6A2 | 制造商:Digital Persona 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk 制造商:UPEK 功能描述:TCS5B (USB CHIPSET) REEL STAINLESS STEEL BEZEL LARGE PACKAGE - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。