參數(shù)資料
型號: TAS3218IPZPR
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: GREEN, PLASTIC, TQFP-100
文件頁數(shù): 2/79頁
文件大?。?/td> 1263K
代理商: TAS3218IPZPR
Digital Audio Data Formats
LRCLK (note reversed phase)
SCLK
2-Channel I S (Philips Format) Stereo Input
2
Left Channel
Right Channel
LSB
MSB
LSB
32 clks
24-Bit Mode
20-Bit Mode
16-Bit Mode
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
SLES235 – JULY 2008 ....................................................................................................................................................................................................... www.ti.com
MCLKOUT, SCLKOUT, and LRCLKOUT are passed through from the clock inputs MCLKIN, SCLKIN, and
LCLKIN.
MCLKIN 256 Fs is supplied externally
SCLKIN 64 Fs is supplied externally
LRCLKIN Fs is supplied externally
NOTE:
In slave mode all incoming serial audio data must be synchronous to an incoming
LRCLKIN of 32, 44.1 or 48 kHz. The TAS3218 does not support the use of an
external (i.e., 24 MHz) clock input through into XTALI
Serial data is input on pins SDIN1-3 on the TAS3218, allowing up to 6 channels of digital audio input. The
TAS3218 supports 16-, 20-, or 24-bit data in left, right, or I2S serial data format. By default, all TAS3218 serial
digital inputs are configured in the 24-bit I2S format. The serial data input format is configurable via the
SAP/Clock Settings Register.
Serial data is output on pins SDOUT1-2, allowing up to 4 channels of digital audio output. By default, the SDOUT
data format is 24-bit, I2S format at the same data rate as the input. The SDOUT1-2 output uses the SCLKOUT
and LRCLKOUT signals to provide synchronization. SDOUT2 is multiplexed with an SPDIF output.
NOTE:
To avoid audio artifacts, I2C commands to reconfigure the serial audio port (SAP)
should not be issued as standalone commands, rather should be accompanied by
mute and unmute commands.
The TAS3218 uses the SCLK as a reference for both input and output samples. The negative edge of SCLK is
used to output a new data bit, where as the positive edge of SCLK is used to sample incoming serial data.
Discrete I2S Timing
I2S timing uses an LRCLK to define when the data being transmitted is for the left channel and when it is for the
right channel. The LRCLK is LOW for the left channel and HIGH for the right channel. A bit clock running at 64
Fs is used to clock in the data. There is a delay of one bit clock from the time the LRCLK signal changes state to
the first bit of data on the data lines. The data is written MSB first and is valid on the rising edge of bit clock. The
TAS3218 will mask unused trailing data bit positions.
A.
All data are presented in 2's complement form with MSB first.
Figure 5. SAP I2S Format 64 Fs Format
10
Copyright 2008, Texas Instruments Incorporated
Product Folder Link(s): TAS3218
相關(guān)PDF資料
PDF描述
TAS3218IPZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS3218PZPR SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS3218PZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS5000PFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS5000PFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS3218PZP 功能描述:音頻 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS3218PZPR 功能描述:音頻 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS-3225A 制造商:TEW 功能描述:
TAS-3225A 44.000KHZ 制造商:TEW 功能描述:
TAS-3225J 13.56MHz }20ppm/22pF 制造商:Tokyo Denpa 功能描述:13.560000MHz }20ppm }15ppm 22pF 3.2~2.5~0.55mm +85 -30 3.2mm 2.5mm 0.55mm Cut Tape