參數(shù)資料
型號(hào): T9000
廠商: Lineage Power
英文描述: ISDN Network Termination Node (NTN) Device(ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)器件)
中文描述: ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)(新界西)設(shè)備(ISDN網(wǎng)網(wǎng)絡(luò)終端節(jié)點(diǎn)器件)
文件頁(yè)數(shù): 40/126頁(yè)
文件大小: 1523K
代理商: T9000
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
40
Lucent Technologies Inc.
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
7 Transmission Superblock
(continued)
7.6 DFAC Register Set
(continued)
Table 32. SCR0: S-Interface Control Register #0 (0x0F)
Reg
SCR0
RESET
R/W
R/W
Default
Bit 7
0
Bit 6
0
Bit 5
STOA
0
Bit 4
FACT
0
Bit 3
FT
0
Bit 2
MF_E
0
Bit 1
ST_E
1
Bit 0
SRESET
0
Bit #
7—6
5
Symbol
Name/Description
Reserved.
Program to 0.
S/T-Only Activation.
This bit allows the S/T-interface to perform a normal activation independent of the
state of the U-interface. The S block will behave as if synchronization has been achieved on the U-inter-
face and the downstream U-interface ACT bit has been received. It will reach its full activation state (G3,
transmitting INFO4) only if a TE is attached. Note the difference in function between this bit and FACT,
below.
STOA
0: Normal operation.
1: Allows S/T activation independent of the U-interface state.
When STOA is cleared to zero, the SRESET bit must be asserted. If a U-interface activation occurs
while STOA is active, STOA must be deasserted before any further U-activation attempts will be recog-
nized by the device.
S/T Force Activation.
This bit forces the S/T-interface to proceed directly to its full activation state (G3,
transmitting INFO4) regardless of whether a TE is attached or what the state of the U-interface is. This
may be useful for test purposes. Note the difference in function between this bit and STOA, above. In
order for this bit to have any effect, the S/T-interface must be enabled.
4
FACT
0: Normal operation.
1: Forces S block to transmit INFO4.
If a U-interface activation occurs while FACT is active, FACT must be deasserted before any further U-
activation attempts will be recognized by the device.
Fixed/Adaptive Timing Selection.
Determines whether the S/T-interface receiver uses fixed or adap-
tive timing.
0: Adaptive timing. When this bit is set to 0, incoming data at the S/T-interface is sampled at a point
defined by an adaptive timing algorithm. This mode is used in point-to-point configuration (only 1
TE) or a multi-TE configuration on an extended passive bus, where the round-trip delay can vary
from 10
μ
s to 42
μ
s, but the differential delay between various TEs is less than 2
μ
s.
1: Fixed timing. When this bit is set to 1, incoming data at the S/T-interface is sampled with a fixed
delay relative to the S/T transmitter clock. This mode is used in a multi-TE configuration with a
short passive bus, where the round-trip delay variations are 10
μ
s to 14
μ
s.
S/T-Interface Multiframing Enable.
Enables the multiframing controller and allows the microcontroller
to access the S and Q channels. When disabled, multiframing is not implemented (the device transmits
all 0s in the FA and M bit positions and all 1s in the S bit positions to the TE). Also register bits
MFR0(3:0) are forced to 1 and MFR1(3:0) are forced to 0 when multiframing is disabled.
3
FT
2
MF_E
0: Disable multiframing controller.
1: Enable multiframing controller.
S/T-Interface Enable.
This signal enables the S/T-interface.
0: S/T-interface is powered down and disabled.
1: S/T-interface is enabled and can respond to activation attempts.
S/T-Interface Reset.
Writing a one to this bit causes a reset of the S/T-interface, initializing the interface
in the same manner as the external RESET pin.
1
ST_E
0
SRESET
0: Normal operation.
1: Reset S/T-interface (nonlatching—this bit clears itself and will always be read back as 0).
相關(guān)PDF資料
PDF描述
T90RIA10 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA40 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA60 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA80 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA100 MEDIUM POWER PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T9001 功能描述:罩類、盒類及殼類產(chǎn)品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
T9006 功能描述:罩類、盒類及殼類產(chǎn)品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
T9007 功能描述:罩類、盒類及殼類產(chǎn)品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
T9008 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12
T900BK 功能描述:罩類、盒類及殼類產(chǎn)品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red