參數(shù)資料
型號(hào)： T8536B
元件分類： Codec
英文描述： T8535B/T8536B Quad Programmable Codec
中文描述： T8535B/T8536B四可編程編解碼器
文件頁數(shù)： 38/50頁
文件大?。?/td> 929K
代理商： T8536B
38
Agere Systems Inc.
Preliminary Data Sheet
September 2001
T8535B/T8536B Quad Programmable Codec
Timing Characteristics
(continued)
PCM Interface Timing
(continued)
Double-Clocking Mode
As with the single-clocking mode, FS signifies the start
of frame on the PCM bus for all four channels and
occurs every 125
μ
s at an 8 kHz rate. FS must be
synchronous with BCLK and must be high for a mini-
mum of one BCLK period. The PCM interface operates
using fixed data rate timing; data timing for both trans-
mit and receive are controlled by BCLK. In double-
clocking mode, however, BCLK runs at twice the PCM
data rate. BCLK can be any value from 512 kHz (data
rate of 256 kbits/s, 4 time slots) to 16.384 MHz (data
rate of 8192 kbits/s, 128 time slots) as defined by Table
19.
In Figure 26, detail A, the falling edge of the first BCLK
latches FS. The falling edge of the second BCLK
latches DR (receive bit offset of 1). DX starts on the ris-
ing edge of the first BCLK. The PCM bus transfers the
most significant bit of the data first.
The codec defaults to FS and DR being latched on the
first BCLK cycle. To latch DR on the second BCLK
cycle, program receive bit offset for 1 (RXBITOFF =
0x20). For every bit programmed (0 to 7), bit offset
shifts transmit or receive data by one BCLK cycle.
Therefore, in double-clock mode, the time-slot assign-
ment and bit offset registers need to be used in tandem
in order to achieve a full range of bit offset values. For
instance, in time-slot 0, bit offset will shift data up to
four bits. To shift data 5 to 8 bits, time slot 1 needs to
be selected.
Linear coding is not allowed in double-clocking mode.
TSX0 or TSX1 (not shown in Figure 26) is active (low)
when DX data is transmitting.
Note that the device reverts back to single-clock mode
if reset (address 128, bit 0). Internal states of the codec
can be reset without going out of double-clock mode
(address 128, bit 1).
Table 19. PCM Interface Timing: Double-Clocking Mode
(See Figure 26.)
Note: DX load = 150 pF.
Symbol
fBCLK
Parameter
Signal
BCLK
Min
—
—
—
—
—
—
—
—
—
Typ
512
1024
1536
2048
3072
4096
8192
16384
—
Max
—
—
—
—
—
—
—
—
Unit
kHz
kHz
kHz
kHz
kHz
kHz
kHz
kHz
—
Allowable BCLK Frequencies
—
Jitter of BCLK
BCLK
100 ns in
100 ms =
1 ppm
1953
8
tBCL x 0.6
15
—
—
tBCL
50
—
9
9
—
—
tBCL
tR, tF
tWL, tWH
tR, tF
tWFH
tWFL
tSF
tHF
tDDC
tDDF
tSD
tHD
Clock Period
Clock Rise/Fall
Pulse Width
Frame Rise/Fall
Frame Width High
Frame Width Low
Frame Setup
Frame Hold
Data Delay Clock
Data Delay Frame
Data Setup
Data Hold
BCLK
BCLK
BCLK
FS
FS
FS
FS
FS
DX
DX
DR
DR
61
—
—
—
—
—
—
—
—
—
—
—
—
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tBCL x 0.4
—
tBCL
tBCL
7
4
—
—
7
4
相關(guān)PDF資料
PDF描述
T8538B T8538B Quad Programmable Codec
T923CFAA T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter
T923WFAA T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter
T923FFAA T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter
TBA120T FM IF amplifier and demodulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8538B 制造商:AGERE 制造商全稱:AGERE 功能描述:T8538B Quad Programmable Codec
T85471G 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks
T85471J 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks
T8550VBAAA 制造商:Arcolectric 功能描述:2 Pole Miniature rocker switch(Curved) 制造商:Arcolectric 功能描述:Double Pole,Miniature rocker switch(Curved),Standard Body with Terminal Barrier
T8553VBNAK 制造商:Arcolectric 功能描述:Double Pole,Miniature rocker switch(Curved lit),Standard Body with Terminal Barrier 制造商:Arcolectric 功能描述:2 Pole Mini rocker switch(Curved lit)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*