TE
CH
tm
Preliminary T71L6808A
Taiwan Memory Technology, Inc. reserves the right
P. 13
to change products or specifications without notice.
Publication Date:May. 2001
Revision:0.A
Pin Description
Symbol
RMII Interface
REFCLK
I/O
Pin No.
Function
I
47
Reference Clock.
REFCLK is a 50MHz clock that provides the timing reference
for CRS_DV, RXD[1:0], TX_EN and TXD[1:0].
Transmit Data.
TXD[1:0] shall transition synchronously with respect to
REFCLK. When TX_EN is asserted, TXD[1:0] are accepted for
transmission by the PHY.
TXD[1:0][A]
TXD[1:0][B]
TXD[1:0][C]
TXD[1:0][D]
TXD[1:0][E]
TXD[1:0][F]
TXD[1:0][G]
TXD[1:0][H]
TXE[A:H]
O
8,9
14,15
26,27
59,60
69,70
77,78
87,88
93,94
7,13,24,58
68,76,86,92
O
Transmit Enable.
TX_EN indicates that the MAC is presenting di-bits on
TXD[1:0] on the RMII for transmission. It shall transmit
synchronously with REFCLK.
Receive Data[1:0].
RXD[1:0] shall transition synchronously to REFCLK. For each
clock period in which CRS_DV is asserted, RXD[1:0] transfers
two bits of recovered data from the PHY.
RXD[1:0][A]
RXD[1:0][B]
RXD[1:0][C]
RXD[1:0][D]
RXD[1:0][E]
RXD[1:0][F]
RXD[1:0][G]
RXD[1:0][H]
CRSDV[A:H]
I
11,12
19,20
29,31
62,63
73,74
80,81
90,91
97,98
10,18,28,61
72,79,89,96
I
Carrier Sense/Receive Data Valid.
CRS_DV shall be asserted by the PHY when the receive
medium is non-idle and asserted asynchronously on detection of
carrier due to the criteria relevant to the operating mode.
System Pins
RST#
I
53
Reset.
Asynchronous active low reset signal
System Clock.
System clock, 50MHz
SYSCLK
I
119