參數(shù)資料
型號(hào): STR91XF
廠商: 意法半導(dǎo)體
元件分類: ADC
英文描述: ARM966E-S 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC Motor Control, 4 Timers, ADC, RTC, DMA
中文描述: ARM966E - ? 16/32位閃存微控制器與以太網(wǎng),USB,加拿大,交流電機(jī)控制,4個(gè)計(jì)時(shí)器,模數(shù)轉(zhuǎn)換器,RTC和DMA的
文件頁數(shù): 67/72頁
文件大?。?/td> 664K
代理商: STR91XF
STR91xF
Functional overview
7/72
2
Functional overview
2.1
System-in-a-Package (SiP)
The STR91xF is a SiP device, comprised of two stacked die. One die is the ARM966E-S CPU
with peripheral interfaces and analog functions, and the other die is the burst Flash. The two die
are connected to each other by a custom high-speed 32-bit burst memory interface and a serial
JTAG test/programming interface.
2.2
Package choice
STR91xF devices are available in 128-pin (14 x 14 mm) and 80-pin (12 x 12 mm) LQFP
packages. Refer to the table on the first page and to Table 27 on page 69 for a list of available
peripherals for each of the package choices.
2.3
ARM966E-S CPU core
The ARM966E-S core inherently has separate instruction and data memory interfaces (Harvard
architecture), allowing the CPU to simultaneously fetch an instruction, and read or write a data
item through two Tightly-Coupled Memory (TCM) interfaces as shown in Figure 1. The result is
streamlined CPU Load and Store operations and a significant reduction in cycle count per
instruction. In addition to this, a 5-stage pipeline is used to increase the amount of operational
parallelism, giving the most performance out of each clock cycle.
Ten DSP-enhanced instruction extensions are supported by this core, including single-cycle
execution of 32x16 Multiply-Accumulate, saturating addition/subtraction, and count leading-
zeros. As an example of efficient signal processing, a 512-point FFT takes just 29K CPU cycles
on the ARM966E-S core(a).
The ARM966E-S core is binary compatible with 32-bit ARM7 code and 16-bit Thumb code.
2.4
Burst Flash memory interface
A Burst Flash memory interface (Figure 1) has been integrated into the Instruction TCM
(I-TCM) path of the ARM966E-S core. Also in this path is a 4-instruction Pre-Fetch Queue
(PFQ) and a 4-entry Branch Cache (BC), enabling the ARM966E-S core to perform up to 96
MIPS while executing code directly from Flash memory. This architecture provides high
performance levels without a costly instruction SRAM, instruction cache, or external SDRAM.
Eliminating the instruction cache also means interrupt latency is reduced and code execution
becomes more deterministic.
2.4.1
Pre-Fetch Queue (PFQ)
As the CPU core accesses sequential instructions through the I-TCM, the PFQ always looks
ahead and will pre-fetch instructions, taking advantage any idle bus cycles due to variable
a.
“ARM DSP-Enhanced Extensions”, page 3, White Paper from ARM Ltd., 2001
相關(guān)PDF資料
PDF描述
STTH10002TV1 50 A, 200 V, SILICON, RECTIFIER DIODE
STTH10002TV2 50 A, 200 V, SILICON, RECTIFIER DIODE
STTH1602C HIGH EFFICIENCY ULTRAFAST DIODE
STV-H11-FB/CO RECTANGULAR CONNECTOR
STV-H11-FS/CO RECTANGULAR CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STR91XF_07 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S TM 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR91XFA 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR91XFAX32 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR91XFAX3X 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
STR91XFAX42 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:ARM966E-S⑩ 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA