參數(shù)資料
型號： STPCI2HDYI
廠商： STMICROELECTRONICS
元件分類： 外設及接口
英文描述： MULTIFUNCTION PERIPHERAL, PBGA516
封裝： PLASTIC, BGA-516
文件頁數(shù)： 2/109頁
文件大小： 2430K
代理商： STPCI2HDYI
STPC ATLAS
10/109
Issue 1.1 - March 23, 2004
The STPC Atlas implements a multi-function
parallel port. The standard PC/AT compatible
logical address assignments for LPT1, LPT2 and
LPT3 are supported. It can be configured for any
of the following three modes and supports the
IEEE Standard 1284 parallel interface protocol
standards, as follows:
- Compatibility Mode (Forward channel, standard)
- Nibble Mode (Reverse channel, PC compatible)
- Byte Mode (Reverse channel, PS/2 compatible)
The
General
Purpose
Input/Output
(GPIO)
interface provides a 16-bit I/O facility, using 16
dedicated device pins. It is organised using two
blocks of 8-bit Registers, one for lines 0 to 7, the
other for lines 8 to 15.
Each GPIO port can be configured as an input or
an output simply by programming the associated
port direction control register. All GPIO ports are
configured as inputs at reset, which also latches
the input levels into the Strap Registers. The input
states of the ports are thus recorded automati-
cally at reset, and this can be used as a strap
register anywhere in the system.
1.4. FEATURE MULTIPLEXING
The STPC Atlas BGA package has 516 balls. This
however is not sufficient for all of the integrated
functions available; some features therefore share
the same balls and cannot thus be used at the
same time. The STPC Atlas configuration is done
by ‘strap options’. This is a set of pull-up or pull-
down resistors on the memory data bus, checked
on reset, which auto-configure the STPC Atlas.
There 3 multiplexed functions are the external ISA
bus, the Local Bus and the PCMCIA interface.
1.5. POWER MANAGEMENT
The STPC Atlas core is compliant with the
Advanced
Power
Management
(APM)
specification to provide a standard method by
which the BIOS can control the power used by
personal computers. The Power Management
Unit
(PMU)
module
controls
the
power
consumption, providing a comprehensive set of
features that controls the power usage and
supports compliance with the United States
Environmental Protection Agency's Energy Star
Computer Program. The PMU provides the
following
hardware
structures
to
assist
the
software
in
managing
the
system
power
consumption:
- System Activity Detection.
- 3 power-down timers detecting system inactivity:
- Doze timer (short durations).
- Stand-by timer (medium durations).
- Suspend timer (long durations).
- House-keeping activity detection.
- House-keeping timer to cope with short bursts of
house-keeping activity while dozing or in stand-by
state.
- Peripheral activity detection.
- Peripheral timer detecting peripheral inactivity
- SUSP# modulation
to
adjust
the
system
performance in various power down states of the
system including full power-on state.
- Power control outputs to disable power from
different planes of the board.
Lack of system activity for progressively longer
periods of time is detected by the three power
down timers. These timers can generate SMI
interrupts to CPU so that the SMM software can
put the system in decreasing states of power
consumption. Alternatively, system activity in a
power down state can generate an SMI interrupt
to allow the software to bring the system back up
to full power-on state. The chip-set supports up to
three power down states described above; these
correspond to decreasing levels of power savings.
Power down puts the STPC Atlas into suspend
mode. The processor completes execution of the
current
instruction,
any
pending
decoded
instructions and associated bus cycles. During the
suspend mode, internal clocks are stopped.
Removing power-down, the processor resumes
instruction fetching and begins execution in the
instruction stream at the point it had stopped.
Because of the static nature of the core, no
internal data is lost.
1.6. JTAG
JTAG stands for Joint Test Action Group and is
the popular name for IEEE Std. 1149.1, Standard
Test Access Port and Boundary-Scan Architec-
ture. This built-in circuitry is used to assist in the
test, maintenance and support of functional circuit
blocks. The circuitry includes a standard interface
through which instructions and test data are
communicated. A set of test features is defined,
including a boundary-scan register so that a
component is able to respond to a minimum set of
test instructions.
相關(guān)PDF資料
PDF描述
STPCI2HEYI MULTIFUNCTION PERIPHERAL, PBGA516
STPCI2HDYC MULTIFUNCTION PERIPHERAL, PBGA516
STPIC6C595M 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
STR710RZT6 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP144
STUF32864EHLFT SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCI2HEYC 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCI2HEYI 功能描述:微處理器 - MPU 133MHz x86 SoC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
STPCINDUSTRIAL 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor
STP-CN04 功能描述:烙鐵 Cartridge Conical 0.4mm (0.016in) RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included
STP-CN05 功能描述:烙鐵 Cartridge Conical 0.5mm (0.02in) RoHS:否 制造商:Weller 產(chǎn)品:Soldering Stations 類型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大溫度:+ 850 F 電纜類型:US Cord Included
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*