- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381118 > STPCE1DDBC Microprocessor PDF資料下載
參數(shù)資料
| 型號： | STPCE1DDBC |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 65/87頁 |
| 文件大?。?/td> | 1356K |
| 代理商： | STPCE1DDBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
DESIGN GUIDELINES
Release 1.3 - January 29, 2002
65/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
6.3.4. PCI BUS
The PCI bus is always active and the following
control signals must be pulled-up to 3.3V or 5V
through 2K2 resistors even if this bus is not
connected to an external device: FRAME#,
TRDY#, IRDY#, STOP#, DEVSEL#, LOCK#,
SERR#, PCI_REQ#[2:0].
PCI_CLKO must be connected to PCI_CLKI
through a 10 to 33 Ohms resistor.
Figure 6-7
shows a typical implementation.
For more information on layout constraints, go to
the
place and route recommendations
section.
In the case of higher clock load it is recommended
to use a zero-delay clock buffer as described in
Figure 6-8
. This approach is also recommended
Figure 6-8. PCI clock routing with zero-delay clock buffer
when implementing the delay on PCICLKI
according to the PCI section of the
Electrical
Specifications
chapter.
Figure 6-7. Typical PCI clock routing
PCICLKI
PCICLKO
PCICLKA
PCICLKB
PCICLKC
0 - 22
10 - 33
Device A
Device B
Device C
0 - 33pF
PCICLKI
PCICLKO
Device A
Device B
Device C
PLL
Device D
PCICLKI
PCICLKO
Device A
Device B
Device C
PLL
Device D
CY2305
CY2305
Implementation 1
Implementation 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCE1DDBI | Microprocessor |
| STPCE1HDC | Microprocessor |
| STPCELITE | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBC | X86 Core General Purpose PC Compatible System - on - Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCE1DDBI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| STPCE1EDBC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EDBI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
| STPCE1EEBC | 制造商:STMicroelectronics 功能描述:X86 CORE PC COMPATIBLE INFORMATION APPLIANCE SYSTEM-ON-CHIP - Bulk |
| STPCE1EEBI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。