- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380765 > STLC5411P (意法半導(dǎo)體) 2B1Q U INTERFACE DEVICE PDF資料下載
參數(shù)資料
| 型號： | STLC5411P |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 2B1Q U INTERFACE DEVICE |
| 中文描述： | 2B1Q U接口裝置 |
| 文件頁數(shù)： | 21/72頁 |
| 文件大?。?/td> | 739K |
| 代理商： | STLC5411P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Data is transmitted in both directions at half the
data clock rate. The information is clocked by the
transmitteron the front edge of the data clock and
can be accepted by the receiver after 1 to 1.5 pe-
riod of the data clock.
The data clock (BCLK) is a square wave signal at
twice the data transmission frequency on Bx and
Br with a 1 to 1 duty cycle. The frequencycan be
choosen from 512
to 6176 kHz with 16 kHz
modularity. Data transmission rate depends only
on the data clock rate.
The Frame Clock FSa is a 8 kHz signal for syn-
chronization of data transmission. The front edge
of this signal gives the time reference of the first
bit in the first GCI input and output channel, and
reset the slot counterat thestart of eachframe
When some GCI channels are not selected on
devices connected to the same GCI link, these
time slots are free for alternativeuses.
GCI configuration selection is done by biasing of
input pins MW, M0, CONF1, CONF2 according to
TABLE1.
Table 1:
GCIConfigurationselection.
Pin Number
Pin name
Configuration
LT/NT12*
NT/TE
NT1-AUTO
LT-RR-AUTO
NT-RR-AUTO
28
MW
0
0
0
0
0
27
M0
0
1
1
1
1
19
S1/CONF1
S1
0
1
1
0
17
S2/CONF2
S2
1
1
0
0
7
S0/FSb/TEST2
S0
FSb
TEST2
TEST2
TEST2
18
IO1/ES1
IO1
IO1
ES1
PLDD
ES1
16
IO2/ES2
IO2
IO2
ES2
EC
ES2
15
IO3/EC
IO3
IO3
EC
LFS
LFS
14
IO4/TEST1
IO4
IO4
TEST1
TEST1
TEST1
22
SFSx/RFS
SFSx
SFSx
SFSx
RFS
RFS
* Differentationbetween LT and NTconfigurationdone by bit NTS in CR2 register;GCI in slavemode.
When NT1-AUTO or NT-RR-AUTO configuration is selected, BCLK bit clock frequency of 512 kHz is
automaticallyselected
When NT configurationis selected,BCLK bit clock frequencyof 1536 kHz is automaticallyselected.
* *Connected to V
CC
throughinternal pull-up resistors.
STLC5411
21/72
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STLC5411 | 2B1Q U Interface Device(2BIQ U接口裝置) |
| STLC5412 | 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5412FN | 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5412P | 2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5444 | Quad Feed Power Supply(ISDN四饋電電源) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STLC5412 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5412FN | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC5412P | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE |
| STLC54155 | 功能描述:電信集成電路 155MBit Coaxial Intr RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray |
| STLC5432 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:2Mbit CEPT & PRIMARY RATE CONTROLLER DEVICE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。