參數(shù)資料
型號(hào): STAC9708
廠商: Electronic Theatre Controls, Inc.
元件分類: Codec
英文描述: Multi-Channel AC97 Codec With Multi-Codec Option
中文描述: 多聲道AC97編解碼器與多編解碼器方案
文件頁(yè)數(shù): 20/56頁(yè)
文件大?。?/td> 247K
代理商: STAC9708
SigmaTel, Inc.
Preliminary
STAC9708/11
20
10/02/98
A new audio input frame begins with a low to high transition of SYNC. SYNC is synchronous to the
rising edge of BIT_CLK. On the immediately following falling edge of BIT_CLK,
STAC9708/11
samples the assertion of SYNC. This falling edge marks the time when both sides of AC-Link are
aware of the start of a new audio frame. On the next rising of BIT_CLK, the
STAC9708/11
transitions
SDATA_IN into the first bit position of slot 0 ("Codec Ready" bit). Each new bit position is presented
to AC-Link on a rising edge of BIT_CLK and subsequently sampled by the AC'97 controller on the
following falling edge of BIT_CLK. This sequence ensures that data transitions, and subsequent
sample points for both incoming and outgoing data streams are time aligned.
Figure 9
. Start of an Audio Input Frame
SYNC
BIT_CLK
SDATA_IN
STAC9708 samples first SDATA_OUT bit of frame here
STAC9708 samples SYNC assertion here
Codec
slot1
slot2
End of previous audio frame
SDATA_IN's composite stream is MSB justified (MSB first) with all non-valid bit positions (for
assigned and/or unassigned time slots) stuffed with 0's by
STAC9708/11
. SDATA_IN data is sampled
on the falling edges of BIT_CLK.
3.1.2.1 Slot 1: Status Address Port
The status port is used to monitor status for
STAC9708/11
functions including, but not
limited to, mixer settings, and power management.
Audio input frame slot 1’s stream echoes the control register index, for historical reference,
for the data to be returned in slot 2. (Assuming that slots 1 and 2 had been tagged “valid” by
STAC9708/11
during slot 0)
Status Address Port hit assignments:
Bit (19)
Bit (18;12) Control Register Index (Echo of register index for which data is being returned)
Bit (11:0) RESERVED (Stuffed with 0's)
RESERVED (Stuffed with 0)
The first bit (MSB) generated by
STAC9708/11
is always stuffed with a 0. The following 7
bit positions communicate the associated control register address, and the trailing 12 bit
positions are stuffed with 0's by
STAC9708/11
.
相關(guān)PDF資料
PDF描述
STAC9708T Multi-Channel AC97 Codec With Multi-Codec Option
STAC9711 Multi-Channel AC97 Codec With Multi-Codec Option
STAC9711T Multi-Channel AC97 Codec With Multi-Codec Option
STC12LE0154 Silver Mica Capacitor; Capacitance:3000pF; Capacitance Tolerance:+/- 5%; Series:CDV30; Voltage Rating:2500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:11.1mm; Leaded Process Compatible:No RoHS Compliant: No
STC12LE0154AD Silver Mica Capacitor; Capacitance:330pF; Capacitance Tolerance: 5%; Series:CDV30; Voltage Rating:2500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:11.1mm; Leaded Process Compatible:No RoHS Compliant: No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STAC9708T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multi-Channel AC97 Codec With Multi-Codec Option
STAC9711 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multi-Channel AC97 Codec With Multi-Codec Option
STAC9711T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multi-Channel AC97 Codec With Multi-Codec Option
STAC9721 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Stereo AC 97 Codec With Multi-Codec Option
STAC9721AB3 WAF 制造商:Freescale Semiconductor 功能描述: