- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372294 > ST24FW21M1 IC ACEX 1K FPGA 50K 208-PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ST24FW21M1 |
| 英文描述： | IC ACEX 1K FPGA 50K 208-PQFP |
| 中文描述： | I2C串行EEPROM的 |
| 文件頁(yè)數(shù)： | 9/21頁(yè) |
| 文件大?。?/td> | 152K |
| 代理商： | ST24FW21M1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
Symbol
Alt
Parameter
Min
Max
Unit
t
CH1CH2
(1)
t
R
Clock Rise Time
300
ns
t
CL1CL2
(1)
t
F
Clock Fall Time
300
ns
t
DH1DH2
(1)
t
R
SDA Rise Time
20
300
ns
t
DL1DL2
(1)
t
F
SDA Fall Time
20
300
ns
t
CHDX
(2)
t
SU:STA
Clock High to Input Transition
600
ns
t
CHCL
t
HIGH
Clock Pulse Width High
600
ns
t
DLCL
t
HD:STA
Input Low to Clock Low (START)
600
ns
t
CLDX
t
HD:DAT
Clock Low to Input Transition
0
μ
s
t
CLCH
t
LOW
Clock Pulse Width Low
1.3
μ
s
t
DXCX
t
SU:DAT
Input Transition to Clock Transition
100
ns
t
CHDH
t
SU:STO
Clock High to Input High (STOP)
600
ns
t
DHDL
t
BUF
Input High to Input Low (Bus Free)
1.3
μ
s
t
CLQV
t
AA
Clock Low to Data Out Valid
200
900
ns
t
CLQX
t
DH
Clock Low to Data Out Transition
200
ns
f
C
f
SCL
Clock Frequency
400
kHz
t
W
t
WR
Write Time
10
ms
Notes:
1. Sampled only, not 100% tested.
2. For a reSTART condition, or following a write cycle.
Table 7. AC Characteristics, I
2
C Bidirectional Mode for Clock Frequency = 400kHz
(T
A
= –40 to 85
°
C; V
CC
= 3.6V to 5.5V)
DEVICE OPERATION
I
2
C Bus Background
The ST24xy21 supports the I
2
C protocol. This pro-
tocol defines any device that sends data onto the
bus as a transmitter and any device that reads the
data as a receiver. The device that controls the data
transfer is known as the master and the other as
the slave. The master will always initiate a data
transfer and will provide the serial clock for syn-
chronisation. The ST24xy21 are always slave de-
vices in all communications.
Start Condition.
START is identified by a high to
low transition of the SDA line while the clock SCL
is stable in the high state. A START condition must
precede any command for data transfer. Except
during a programming cycle, the ST24xy21 con-
tinuously monitor the SDA and SCL signals for a
START condition and will not respond unless one
is given.
Stop Condition.
STOP is identified by a low to high
transition of the SDA line while the clock SCL is
stable in the high state. A STOP condition termi-
nates communication between the ST24xy21 and
the bus master. A STOP condition at the end of a
Read command (after the No ACK) forces the
standby state. A STOP condition at the end of a
Write command triggers the internal EEPROM
write cycle.
Acknowledge Bit (ACK).
An acknowledge signal
is used to indicate a successfull data transfer. The
bus transmitter, either master or slave, will release
the SDA bus after sending 8 bits of data. During the
9th clock pulse period the receiver pulls the SDA
bus low to acknowledge the receipt of the 8 bits of
data.
Data Input.
During data input, the ST24xy21 sam-
ple the SDA bus signal on the rising edge of the
clock SCL. Note that for correct device operation
the SDA signal must be stable during the clock low
to high transition and the data must change ONLY
when the SCL line is low.
9/21
ST24LC21B, ST24LW21, ST24FC21, ST24FW21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST24FW21M6 | MAX II CPLD 570 LE 144-TQFP |
| ST24LC21BB1 | MAX 3000A CPLD 32 MC 44-PLCC |
| ST24LC21BB6 | IC ACEX 1K FPGA 100K 208-PQFP |
| ST24LC21BM1 | CONFIGURATION DEVICE, 440KBIT, TQFP32; Memory type:Configuration EPROM; Interface type:Serial; Memory size:430Kbit; Memory configuration:54KB; Frequency:16.7MHz; Temp, op. min:0(degree C); Temp, op. max:70(degree C); Case style:TQFP; RoHS Compliant: Yes |
| ST24LC21BM6 | IC CONFIG DEVICE 16MBIT 100-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST24FW21M1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Kbit x8 Dual Mode Serial EEPROM for VESA PLUG & PLAY |
| ST24FW21M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| ST24FW21M6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Kbit x8 Dual Mode Serial EEPROM for VESA PLUG & PLAY |
| ST24GD00 | 功能描述:撥動(dòng)開(kāi)關(guān) 20A 2HPDP On-On RoHS:否 制造商:C&K Components 觸點(diǎn)形式:DPDT 開(kāi)關(guān)功能:ON - ON - ON 電流額定值: 電壓額定值 AC:20 V 電壓額定值 DC:20 V 功率額定值:0.4 VA 端接類型:V-Bracket 安裝風(fēng)格: 端子密封:Epoxy 觸點(diǎn)電鍍:Gold 照明:Not Illuminated |
| ST24JD00 | 功能描述:撥動(dòng)開(kāi)關(guān) TOGGLE RoHS:否 制造商:C&K Components 觸點(diǎn)形式:DPDT 開(kāi)關(guān)功能:ON - ON - ON 電流額定值: 電壓額定值 AC:20 V 電壓額定值 DC:20 V 功率額定值:0.4 VA 端接類型:V-Bracket 安裝風(fēng)格: 端子密封:Epoxy 觸點(diǎn)電鍍:Gold 照明:Not Illuminated |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。