參數(shù)資料
型號: ST24FW21M1
英文描述: IC ACEX 1K FPGA 50K 208-PQFP
中文描述: I2C串行EEPROM的
文件頁數(shù): 7/21頁
文件大?。?/td> 152K
代理商: ST24FW21M1
AI01665
VCC
CBUS
SDA
RL
MASTER
RL
SCL
CBUS
100
0
4
8
12
16
20
CBUS (pF)
M
)
10
1000
fc = 400kHz
fc = 100kHz
Figure 6. Maximum R
L
Value versus Bus Capacitance (C
BUS
) for an I
2
C Bus
Error Recovery Modes available in the
ST24FC21 and the ST24FW21
When the ST24FC21 (or the ST24FW21) first
switches to the I
2
C mode (VESA DDC2B mode), it
enters a transition state which is functionally iden-
tical to I
2
C operation. But, if the ST24FC21 (or the
ST24FW21) does not received a valid I
2
C se-
quence, that is a START condition followed by a
valid Device Select code (1010XXX RW), within
either 128 VCLK periods or a period of time of
t
RECOVERY
(approximately 2 seconds), the
ST24FC21 (or the ST24FW21) will revert to the
Transmit-Only mode (VESA DDC1 mode).
If the ST24FC21 (or the ST24FW21) decodes a
valid I
2
C Device Select code, it will lock into I
2
C
mode. Under this condition, signals applied on the
VCLK input will not disturb READ access from the
ST24FC21 (or the ST24FW21). For WRITE ac-
cess, refer to the Signal Description paragraph.
When in the transition state, the count of VCLK
pulses and the internal 2 seconds timer are reset
by any activity on the SCL line. This means that,
after each high to low transition on SCL, the mem-
ory will re-initialise its transition state and will switch
back to Transmit-Only mode only after 128 more
VCLK pulses or after a new t
RECOVERY
delay.
SIGNAL DESCRIPTIONS
I
2
C Serial Clock (SCL).
The SCL input pin is used
to synchronize all data in and out of the memory. A
resistor can be connected from the SCL line to V
CC
to act as a pull up (see Figure 6).
Serial Data (SDA).
The SDA pin is bi-directional
and is used to transfer data in or out of the memory.
It is an open drain output that may be wire-OR’ed
with other open drain or open collector signals on
the bus. A resistor must be connected from the SDA
bus line to V
CC
to act as pull up (see Figure 6).
Transmit Only Clock (VCLK)
. The VCLK input pin
is used to synchronize data out when the
ST24xy21 is in Transmit Only mode.
For the ST24LC21B and the ST24FC21 Only, the
VCLK offers also a Write Enable (active high) func-
tion when the ST24LC21B and the ST24FC21 are
in I
2
C bidirectional mode.
Write Control (WC).
An hardware Write Control
feature (WC) is offered only on ST24LW21 and
ST24FW21 on pin 3. This feature is usefull to
protect the contents of the memory from any erro-
neous erase/write cycle. The Write Control signal
is used to enable (WC = V
IL
) or disable (WC = V
IH
)
the internal write protection. When unconnected,
the WC input is internally tied to V
SS
by a 100k ohm
pull-down resistor and the memory is write pro-
tected.
7/21
ST24LC21B, ST24LW21, ST24FC21, ST24FW21
相關PDF資料
PDF描述
ST24FW21M6 MAX II CPLD 570 LE 144-TQFP
ST24LC21BB1 MAX 3000A CPLD 32 MC 44-PLCC
ST24LC21BB6 IC ACEX 1K FPGA 100K 208-PQFP
ST24LC21BM1 CONFIGURATION DEVICE, 440KBIT, TQFP32; Memory type:Configuration EPROM; Interface type:Serial; Memory size:430Kbit; Memory configuration:54KB; Frequency:16.7MHz; Temp, op. min:0(degree C); Temp, op. max:70(degree C); Case style:TQFP; RoHS Compliant: Yes
ST24LC21BM6 IC CONFIG DEVICE 16MBIT 100-PQFP
相關代理商/技術參數(shù)
參數(shù)描述
ST24FW21M1TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Kbit x8 Dual Mode Serial EEPROM for VESA PLUG & PLAY
ST24FW21M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM
ST24FW21M6TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:1 Kbit x8 Dual Mode Serial EEPROM for VESA PLUG & PLAY
ST24GD00 功能描述:撥動開關 20A 2HPDP On-On RoHS:否 制造商:C&K Components 觸點形式:DPDT 開關功能:ON - ON - ON 電流額定值: 電壓額定值 AC:20 V 電壓額定值 DC:20 V 功率額定值:0.4 VA 端接類型:V-Bracket 安裝風格: 端子密封:Epoxy 觸點電鍍:Gold 照明:Not Illuminated
ST24JD00 功能描述:撥動開關 TOGGLE RoHS:否 制造商:C&K Components 觸點形式:DPDT 開關功能:ON - ON - ON 電流額定值: 電壓額定值 AC:20 V 電壓額定值 DC:20 V 功率額定值:0.4 VA 端接類型:V-Bracket 安裝風格: 端子密封:Epoxy 觸點電鍍:Gold 照明:Not Illuminated