參數(shù)資料
型號: SSTUA32864EC
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: Linear Voltage Regulator IC; Package/Case:8-MSOP; Current Rating:250mA; Leaded Process Compatible:No; Output Voltage Max:2.5V; Peak Reflow Compatible (260 C):No; Reel Quantity:2500; Voltage Regulator Type:Low Dropout (LDO)
中文描述: SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
封裝: 13.50 X 5.50 MM, 1.05 MM HEIGHT, PLASTIC, SOT-536-1, LFBGA-96
文件頁數(shù): 10/19頁
文件大?。?/td> 112K
代理商: SSTUA32864EC
9397 750 14757
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 12 May 2005
10 of 19
Philips Semiconductors
SSTUA32864
1.8 V configurable registered buffer for DDR2-667 RDIMM applications
[1]
This parameter is not necessarily production tested.
[2]
Data inputs must be active below a minimum time of t
ACT(max)
after RESET is taken HIGH.
Data and clock inputs must be held at valid levels (not floating) a minimum time of t
INACT(max)
after RESET is taken LOW.
[3]
[1]
Includes 350 ps of test-load transmission line delay.
[2]
This parameter is not necessarily production tested.
Table 7:
Recommended operating conditions; T
amb
= 0
°
C to +70
°
C; V
DD
= 1.8 V
±
0.1 V; unless otherwise specified.
See
Figure 6
through
Figure 11
.
Symbol
Parameter
Conditions
f
clock
clock frequency
t
W
pulse duration, CK, CK HIGH or
LOW
t
ACT
differential inputs active time
t
INACT
differential inputs inactive time
t
su
setup time
DCS before CK
, CK
,
CSR HIGH
DCS before CK
, CK
,
CSR LOW
CSR, ODT, CKE, and data
before CK
, CK
t
h
hold time
DCS, CSR, ODT, CKE,
and data after CK
, CK
Timing requirements
Min
-
1
Typ
-
-
Max
450
-
Unit
MHz
ns
[1] [2]
-
-
-
-
10
15
-
ns
ns
ns
[1] [3]
-
0.7
0.5
-
-
ns
0.5
-
-
ns
0.5
-
-
ns
Table 8:
Recommended operating conditions; T
amb
= 0
°
C to +70
°
C; V
DD
= 1.8 V
±
0.1 V;
Class I, V
ref
= V
TT
= V
DD
×
0.5 and C
L
= 10 pF; unless otherwise specified. See
Figure 6
through
Figure 11
.
Symbol
Parameter
Conditions
f
MAX
maximum input clock frequency
t
PDM
propagation delay
CK and CK to output
t
PDMSS
propagation delay, simultaneous
switching
t
PHL
propagation delay
RESET to output
Switching characteristics
Min
450
Typ
-
-
-
Max
-
1.8
2.0
Unit
MHz
ns
ns
[1]
1.2
CK and CK to output
[1] [2]
-
-
-
3
ns
Table 9:
Recommended operating conditions; V
DD
= 1.8 V
±
0.1 V; unless otherwise specified.
Symbol
Parameter
dV/dt_r
rising edge slew rate
dV/dt_f
falling edge slew rate
dV/dt_
absolute difference between dV/dt_r
and dV/dt_f
Output edge rates
Conditions
Min
1
1
-
Typ
-
-
-
Max
4
4
1
Unit
V/ns
V/ns
V/ns
相關PDF資料
PDF描述
SSTUA32864EG Linear Voltage Regulator IC; Package/Case:8-MSOP; Current Rating:250mA; Leaded Process Compatible:No; Output Voltage Max:2.8V; Peak Reflow Compatible (260 C):No; Reel Quantity:2500; Voltage Regulator Type:Low Dropout (LDO)
SSTVN16859 13-bit 1:2 SSTL_2 registered buffer for DDR
SSTVN16859BS 13-bit 1:2 SSTL_2 registered buffer for DDR
ST-114 Downconverter Evaluatiuon Board
ST083S INVERTER GRADE THYRISTORS Stud Version
相關代理商/技術參數(shù)
參數(shù)描述
SSTUA32864EC,518 功能描述:寄存器 1.8V CONFG REG BUFFER/DDR2-667 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SSTUA32864EC,551 功能描述:寄存器 1.8V CONFG REG BUFFER/DDR2-667 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SSTUA32864EC,557 功能描述:寄存器 1.8V CONFG REG BUFFER/DDR2-667 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SSTUA32864EC/G 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V configurable registered buffer for DDR2-667 RDIMM applications
SSTUA32864EC/G,518 功能描述:寄存器 1.8V CONFG REG RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube