- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365736 > SST89V54RD2-33-I-TQJ (SILICON STORAGE TECHNOLOGY INC) FlashFlex51 MCU PDF資料下載
參數(shù)資料
| 型號： | SST89V54RD2-33-I-TQJ |
| 廠商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FlashFlex51 MCU |
| 中文描述： | 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | MS-026ACB, TQFP-44 |
| 文件頁數(shù)： | 39/91頁 |
| 文件大小： | 984K |
| 代理商： | SST89V54RD2-33-I-TQJ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
Preliminary Specifications
FlashFlex51 MCU
SST89E52RD2 / SST89E54RD2 / SST89E58RD2 / SST89E516RD2
SST89V52RD2 / SST89V54RD2 / SST89V58RD2 / SST89V516RD2
39
2004 Silicon Storage Technology, Inc.
S71255-00-000
3/04
X = Don’t care
4.2 In-Application Programming Mode
The device offers either 16/24/40/72 KByte of in-application
programmable flash memory. During in-application pro-
gramming, the CPU of the microcontroller enters IAP
mode. The two blocks of flash memory allow the CPU to
execute user code from one block, while the other is being
erased or reprogrammed concurrently. The CPU may also
fetch code from an external memory while all internal flash
is being reprogrammed. The mailbox registers (SFST,
SFCM, SFAL, SFAH, SFDT and SFCF) located in the spe-
cial function register (SFR), control and monitor the
device’s erase and program process.
Table 4-6 and Table 4-7 outline the commands and their
associated mailbox register settings.
4.2.1 In-Application Programming Mode Clock
Source
During IAP mode, both the CPU core and the flash control-
ler unit are driven off the external clock. However, an inter-
nal oscillator will provide timing references for Program and
Erase operations. The internal oscillator is only turned on
when required, and is turned off as soon as the flash oper-
ation is completed.
4.2.2 Memory Bank Selection for In-Application
Programming Mode
With the addressing range limited to 16 bit, only 64 KByte
of program address space is “visible” at any one time. As
shown in Table 4-5, the bank selection (the configuration of
EA# and SFCF[1:0]), allows Block 1 memory to be overlaid
on the lowest 8 KByte of Block 0 memory, making Block 1
reachable. The same concept is employed to allow both
Block 0 and Block 1 flash to be accessible to IAP opera-
tions. Code from a block that is not visible may not be used
as a source to program another address. However, a block
that is not “visible” may be programmed by code from the
other block through mailbox registers.
The device allows IAP code in one block of memory to pro-
gram the other block of memory, but may not program any
location in the same block. If an IAP operation originates
physically from Block 0, the target of this operation is implic-
itly defined to be in Block 1. If the IAP operation originates
physically from Block 1, then the target address is implicitly
defined to be in Block 0. If the IAP operation originates from
external program space, then, the target will depend on the
address and the state of bank selection.
4.2.3 IAP Enable Bit
The IAP enable bit, SFCF[6], enables in-application pro-
gramming mode. Until this bit is set, all flash programming
IAP commands will be ignored.
TABLE
4-4: A
DDITIONAL
R
EAD
C
OMMANDS
IN
E
XTERNAL
H
OST
M
ODE
Address
60H
61H
Data
X
X
X
X
X
X
SC1_i
X
SC0_i
X
SB1_i
X
SB2_i
EDC_i
SB3_i
X
T4-4.0 1255
TABLE
4-5: IAP A
DDRESS
R
ESOLUTION
FOR
SST89E/V516RD2
EA#
1
1
1
1
1
0
0
0
SFCF[1:0]
00
00
00
01, 10, 11
01, 10, 11
00
00
01, 10, 11
Address of IAP Inst.
>= 2000H (Block 0)
>= 2000H (Block 0)
< 2000H (Block 1)
Any (Block 0)
Any (Block 0)
From external
From external
From external
Target Address
>= 2000H (Block 0)
< 2000H (Block 1)
Any (Block 0)
>= 2000H (Block 0)
< 2000H (Block 1)
>= 2000H (Block 0)
< 2000H (Block 1)
Any (Block 0)
Block Being Programmed
None
1
Block 1
Block 0
None
1
Block 1
Block 0
Block 1
Block 0
1. No operation is performed because code from one block may not program the same originating block
T4-5.0 1255
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST89V54RD2-40-C-NI | FlashFlex51 MCU |
| SST89V54RD2-40-C-NJ | FlashFlex51 MCU |
| SST89V54RD2-40-C-PI | FlashFlex51 MCU |
| SST89V54RD2-40-C-PJ | FlashFlex51 MCU |
| SST89V54RD2-40-C-TQI | FlashFlex51 MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST89V54RD2-33-I-TQJE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89V54RD2-33-I-TQJE1 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89V54RD2-33-I-TQJF2 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89V54RD2-40-C-NI | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
| SST89V54RD2-40-C-NIE1 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:FlashFlex51 MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。