- 您現(xiàn)在的位置：買賣IC網 > PDF目錄365730 > SST65P542R-8-C-SG (SILICON STORAGE TECHNOLOGY INC) Remote Controller MCU PDF資料下載
參數(shù)資料
| 型號： | SST65P542R-8-C-SG |
| 廠商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Remote Controller MCU |
| 中文描述： | 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | MS-013AE, SOIC-28 |
| 文件頁數(shù)： | 15/40頁 |
| 文件大?。?/td> | 538K |
| 代理商： | SST65P542R-8-C-SG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Advance Information
Remote Controller MCU
SST65P542R
15
2001 Silicon Storage Technology, Inc.
S71170-03-000
12/01 368
Symbol
CWT_EN
Function
COP watchdog timer enable bit.
0: COP watchdog timer is enabled.
1: COP watchdog timer is disabled.
Symbol
CWT_CLR
Function
This bit is for writing only. For detail explanation of COP Watchdog Timer Reset, please refer to
Section 6.4
0: Write zero to this bit will clear COP watchdog timer.
1: Write one to this bit has no effect. Read this bit will always returns one.
Symbol
IROLN
Function
IRO latch control bit. Reading IROLN bit reads the state of the IRO latch. Writing IROLN updates
the IRO latch with the data being written on the negative edge of the internal processor clock
(F
OSC
/2). The IRO latch is clear out of reset. Writing to CHR1 to update IROLN will also update
the primary carrier high data value. In addition, writing to CHR1 to update IROLN will update the
CMT polarity bit. Bit 6 should contain the data of CMTPOL polarity bit.
CMT output polarity bit. This bit controls the polarity of the CMT output (IRO).
0: the CMT output is active high.
1: the CMT output is active low.
Primary carrier high time data values. When selected, these bits contain the number of input
clocks required to generate the carrier high time periods. When operating in timer mode, CHR1
and CLR1 are always selected. When operating in FSK mode, CHR1, CLR1 and CHR2, CLR2
are alternately selected under control of the modulator. The primary carrier high and low time
values are undefined on the reset. These bits must be written to non-zero values that before the
carrier generator is enabled to avoid spurious results.
Bit 0 to Bit 7 of CHR1 can be used for both reading and writing.
Note:
“U” indicates that the bit is unaffected after reset.
CMTPOL
PH[5:0]
COP Watchdog Timer Control Register (CWTC)
Location
000DH
7
6
5
4
3
2
1
0
Reset Value
01H
-
-
-
-
-
-
-
CWT_EN
COP Watchdog Timer Reset Register (CWTR)
Location
3FF0H
7
6
5
4
3
2
1
0
Reset Value
01H
-
-
-
-
-
-
-
CWT_CLR
Carrier Generator High Data Register1 (CHR1)
Location
0010H
7
6
5
4
3
2
1
0
Reset Value
00UUUUUUb
IROLN
CMTPOL
PH5
PH4
PH3
PH2
PH1
PH0
相關PDF資料 |
PDF描述 |
|---|---|
| SST89C54 | FlashFlex51 MCU |
| SST89C54-33-AC-NI | FlashFlex51 MCU |
| SST89E554-40-I-NI | FlashFlex51 MCU |
| SST89V554-40-I-NI | FlashFlex51 MCU |
| SST89E564-40-I-NI | FlashFlex51 MCU |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SST65P542R-8-C-SGE | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:Remote Controller MCU |
| SST6838 | 制造商:ROHM 制造商全稱:Rohm 功能描述:NPN General Purpose Transistor |
| SST6838_05 | 制造商:ROHM 制造商全稱:Rohm 功能描述:NPN general purpose transistor |
| SST6838T216 | 功能描述:兩極晶體管 - BJT TRANSISTOR SMTSST RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| SST6839 | 制造商:ROHM 制造商全稱:Rohm 功能描述:PNP General Purpose Tranisitor |
發(fā)布緊急采購，3分鐘左右您將得到回復。