參數(shù)資料
型號： SST49LF080A-33-4C-WH
廠商： SILICON STORAGE TECHNOLOGY INC
元件分類： PROM
英文描述： 8 Mbit LPC Flash
中文描述： 1M X 8 FLASH 3V PROM, 11 ns, PDSO32
封裝： 8 X 14 MM, MO-142BA, TSOP1-32
文件頁數(shù)： 10/49頁
文件大?。?/td> 579K
代理商： SST49LF080A-33-4C-WH
10
Data Sheet
8 Mbit LPC Flash
SST49LF080A
2003 Silicon Storage Technology, Inc.
S71235-00-000
4/03
DESIGN CONSIDERATIONS
SST recommends a high frequency 0.1 μF ceramic capac-
itor to be placed as close as possible between V
DD
and
V
SS
less than 1 cm away from the V
DD
pin of the device.
Additionally, a low frequency 4.7 μF electrolytic capacitor
from V
DD
to V
SS
should be placed within 5 cm of the V
DD
pin. If you use a socket for programming purposes add an
additional 1-10 μF next to each socket.
PRODUCT IDENTIFICATION
The Product Identification mode identifies the device as the
SST49LF080A and manufacturer as SST.
MODE SELECTION
The SST49LF080A flash memory devices can operate in
two distinct interface modes: the LPC mode and the Parallel
Programming (PP) mode. The mode pin is used to set the
interface mode selection. If the mode pin is set to logic High,
the device is in PP mode. If the mode pin is set Low, the
device is in the LPC mode. The mode selection pin must be
configured prior to device operation. The mode pin is inter-
nally pulled down if the pin is left unconnected. In LPC
mode, the device is configured to its host using standard
LPC interface protocol. Communication between Host and
the SST49LF080A occurs via the 4-bit I/O communication
signals, LAD [3:0] and LFRAME#. In PP mode, the device
is programmed via an 11-bit address and an 8-bit data I/O
parallel signals. The address inputs are multiplexed in row
and column selected by control signal R/C# pin. The row
addresses are mapped to the lower internal addresses
(A
10-0
), and the column addresses are mapped to the
higher internal addresses (A
MS-11
). See Figure 3, the
Device Memory Map, for address assignments.
LPC MODE
Device Operation
The LPC mode uses a 5-signal communication interface, a
4-bit address/data bus, LAD[3:0], and a control line,
LFRAME#, to control operations of the SST49LF080A.
Cycle type operations such as Memory Read and Memory
Write are defined in Intel Low Pin Count Interface Specifi-
cation, Revision 1.0. JEDEC Standard SDP (Software
Data Protection) Program and Erase commands
sequences are incorporated into the standard LPC mem-
ory cycles. See Figures 6 through 11 for command
sequences.
LPC signals are transmitted via the 4-bit Address/Data bus
(LAD[3:0]), and follow a particular sequence, depending on
whether they are Read or Write operations. LPC memory
Read and Write cycle is defined in Tables 5 and 6.
Both LPC Read and Write operations start in a similar way
as shown in Figures 4 and 5. The host (which is the term
used here to describe the device driving the memory)
asserts LFRAME# for two or more clocks and drives a start
value on the LAD[3:0] bus.
At the beginning of an operation, the host may hold the
LFRAME# active for several clock cycles, and even change
the Start value. The LAD[3:0] bus is latched every rising
edge of the clock. On the cycle in which LFRAME# goes
inactive, the last latched value is taken as the Start value.
CE# must be asserted one cycle before the start cycle to
select the SST49LF080A for Read and Write operations.
Once the SST49LF080A identifies the operation as valid (a
start value of all zeros), it next expects a nibble that indi-
cates whether this is a memory Read or Write cycle. Once
this is received, the device is now ready for the Address
cycles. The LPC protocol supports a 32-bit address phase.
The SST49LF080A encodes ID and register space access
in the address field. See Table 3 for address bits definition.
For Write operation the Data cycle will follow the Address
cycle, and for Read operation TAR and SYNC cycles occur
between the Address and Data cycles. At the end of every
operation, the control of the bus must be returned to the
host by a 2-clock TAR cycle.
TABLE
2: P
RODUCT
I
DENTIFICATION
Address
0000H
Data
BFH
Manufacturer’s ID
Device ID
SST49LF080A
0001H
5BH
T2.0 1235
TABLE
3: A
DDRESS
BITS
DEFINITION
A
31
: A
251
1. The top 32MByte address range FFFF FFFFH to FE00 0000H and the bottom 128 KByte memory access address 000F FFFFH to
000E 0000H are decoded.
2. See Table 7 for multiple device selection configuration
A
24
:A
23
ID[3:2]
2
A
22
A
21
: A
20
ID[1:0]
2
A
19
:A
0
1111 111b or 0000 000b
1 = Memory Access
0 = Register access
Device Memory address
T3.1 1235
相關PDF資料
PDF描述
SST502 Current Regulator Diode(穩(wěn)壓電流為0.43mA的電流穩(wěn)壓二極管)
SST505 Current Regulator Diode(穩(wěn)壓電流為1.00mA的電流穩(wěn)壓二極管)
SST506 Current Regulator Diode(穩(wěn)壓電流為1.40mA的電流穩(wěn)壓二極管)
SST508 Current Regulator Diode(穩(wěn)壓電流為2.40mA的電流穩(wěn)壓二極管)
SST509 Current Regulator Diode(穩(wěn)壓電流為3.00mA的電流穩(wěn)壓二極管)
相關代理商/技術參數(shù)
參數(shù)描述
SST49LF080A-33-4C-WHE 功能描述:閃存 1M X 8 33MHz RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST49LF080A-33-4C-WHE-T 功能描述:閃存 3.0 to 3.6V 8Mbit LPC Firmware 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST49LF160C 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:16 Mbit LPC Flash
SST49LF160C334CNHE 制造商:Microchip Technology Inc 功能描述:
SST49LF160C-33-4C-NHE 功能描述:閃存 16M (2Mx8) 33MHz 3.0-3.6V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*