參數(shù)資料
型號(hào)： SST49LF004B
廠商： Silicon Storage Technology, Inc.
英文描述： 4 Mbit LPC Firmware Flash
中文描述： 4兆位LPC固件閃存
文件頁(yè)數(shù)： 11/39頁(yè)
文件大?。?/td> 460K
代理商： SST49LF004B
Data Sheet
4 Mbit LPC Firmware Flash
SST49LF004B
11
2003 Silicon Storage Technology, Inc.
S71232-02-000
12/03
MODE SELECTION
The SST49LF004B flash memory device operates in two
distinct interface modes: the LPC mode and the Parallel
Programming (PP) mode. In LPC mode, communication
between the Host and the SST49LF004B occurs via the 4-
bit I/O communication signals, LAD[3:0], and LFRAME#. In
PP mode, the device is controlled via the 11 addresses,
A
10
-A
0
, and 8 I/O, DQ
7
-DQ
0
, signals. The address inputs
are multiplexed in row and column selected by control sig-
nal R/C# pin. The row addresses are mapped to the lower
internal addresses (A
10-0
), and the column addresses are
mapped to the higher internal addresses (A
18-11
). See Fig-
ure 3, Device Memory Map, for address assignments.
LPC MODE
Device Operation
The LPC mode uses a 5-signal communication interface
consisting of one control line, LFRAME#, which is driven by
the host to start or abort a bus cycle, and a 4-bit data bus,
LAD[3:0], which is used to communicate cycle type, cycle
direction, ID selection, address, data and sync fields. The
device enters standby mode when LFRAME# is high and
no internal operation is in progress.
The SST49LF004B supports both single-byte Firmware
Memory Read/Write cycles and single-byte LPC Memory
Read/Write cycles as defined in Intel’s Low-Pin-Count
Interface Specification, Revision 1.1. The host drives
LFRAME# low for one or more clock cycles to initiate an
LPC cycle. The last latched value of LAD[3:0] before
LFRAME# is the START value. The START value deter-
mines whether the SST49LF004B will respond to a Firm-
ware Memory Read/Write cycle or a LPC Memory Read/
Write cycle as defined in Table 3.
See following sections for details of Firmware Memory and
LPC Memory cycle types. JEDEC standard SDP (Soft-
ware Data Protection) Program and Erase command
sequences are used to initiate Firmware and LPC Memory
Program and Erase operations. See Table 12 for a listing
of Program and Erase commands. Chip-Erase is only
available in PP mode.
TABLE
3: F
IRMWARE
AND
LPC M
EMORY
C
YCLES
START F
IELD
D
EFINITION
START
Value
0000
Definition
Start of an LPC memory cycle. The direction
(Read or Write) is determined by the second field
of the LPC cycle.
Start of a Firmware Memory Read cycle
Start of a Firmware Memory Write cycle
1101
1110
T3.0 1232
相關(guān)PDF資料
PDF描述
SST49LF004B-33-4C-EI 4 Mbit LPC Firmware Flash
SST49LF004B-33-4C-EIE 4 Mbit LPC Firmware Flash
SST49LF004B-33-4C-NH 4 Mbit LPC Firmware Flash
SST49LF004B-33-4C-NHE 4 Mbit LPC Firmware Flash
SST49LF040 4 Mbit LPC Flash
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST49LF004B_06 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit Firmware Hub
SST49LF004B_10 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit Firmware Hub
SST49LF004B-33-4C-EI 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit LPC Firmware Flash
SST49LF004B-33-4C-EIE 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:4 Mbit LPC Firmware Flash
SST49LF004B-33-4C-NH 功能描述:閃存 512K X 8 33ns RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*