
Data Sheet
4 Mbit LPC Firmware Flash
SST49LF004B
15
2003 Silicon Storage Technology, Inc.
S71232-02-000
12/03
LPC Memory Write Cycle
FIGURE 7: LPC M
EMORY
W
RITE
C
YCLE
W
AVEFORM
TABLE
7: LPC M
EMORY
W
RITE
C
YCLE
F
IELD
D
EFINITIONS
Clock
Cycle
1
Field
Name
START
Field Contents
LAD[3:0]
1
0000
1. Field contents are valid on the rising edge of the present clock cycle.
LAD[3:0]
Direction
IN
Comments
LFRAME# must be active (low) for the device to
respond. Only the last field latched before LFRAME#
transitions high will be recognized. The START field
contents (0000b) indicate an LPC Memory cycle.
Indicates the type of LPC Memory cycle. Bits 3:2
must be “01b” for memory cycle. Bit 1 indicates the
type of transfer “1” for Write. Bit 0 is reserved.
Address Phase for Memory Cycle. LPC protocol sup-
ports a 32-bit address phase. YYYY is one nibble of
the entire address. Addresses are transferred most
significant nibble first.
ZZZZ is the least-significant nibble of the data byte.
ZZZZ is the most-significant nibble of the data byte.
In this clock cycle, the host drives the bus to all '1's and
then floats the bus. This is the first part of the bus “turn-
around cycle.”
The SST49LF004B takes control of the bus during this
cycle.
The SST49LF004B outputs the values 0000, indicating
that it has received data or a flash command.
In this clock cycle, the SST49LF004B drives the bus to
all '1's and then floats the bus. This is the first part of
the bus “turnaround cycle.”
Host resumes control of the bus during this cycle.
2
CYCTYPE +
DIR
011X
IN
3-10
ADDR
YYYY
IN
11
12
13
DATA
DATA
TAR0
ZZZZ
ZZZZ
1111
IN
IN
IN
14
TAR1
1111 (float)
Float then OUT
15
SYNC
0000
OUT
16
TAR0
1111
OUT then Float
17
TAR1
1111 (float)
Float then IN
T7.0 1232
1232 F06.1
LFRAME#
LAD[3:0]
0000b
011Xb
A[23:20]
A[19:16]
A[3:0]
A[7:4]
A[11:8]
A[15:12]
1111b
Tri-State
2 Clocks
TAR0
Load Address in 8 Clocks
Address
1 Clock
1 Clock
Start
CY+
DIR
TAR
1 Clock
Sync
Data
Load Data in 2 Clocks
0000b
D[7:4]
D[3:0]
LCLK
A[31:28] A[27:24]
Data
TAR1