- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374928 > SSD1828 (Electronic Theatre Controls, Inc.) LCD Segment / Common Driver with Controller CMOS PDF資料下載
參數(shù)資料
| 型號： | SSD1828 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LCD Segment / Common Driver with Controller CMOS |
| 中文描述： | LCD段/與普通的CMOS驅動器控制器 |
| 文件頁數(shù)： | 18/43頁 |
| 文件大?。?/td> | 434K |
| 代理商： | SSD1828 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
SSD1828
Rev 1.10
07/2002
SOLOMON
13
Figure 4 - Oscillator Circuitry
7.8
LCD Driving Voltage Generator and Regulator
This module generates the LCD voltage needed for display output. It takes a single supply input
and generates necessary bias voltages.
It consists of:
1.
2X, 3X, 4X and 5X DC-DC voltage converter
2.
Bias Divider
If the output op-amp buffer option in Set Power Control Register command is enabled, this circuit
block will divide the regulator output (V
out
) to give the LCD driving levels (V
L2
- V
L5
).
The divider does not require external capacitors to reduce the external hardware and pin counts.
3.
Contrast Control
Software control of 64 voltage levels of LCD voltage.
4.
Bias Ratio Selection circuitry
Software control of 1/4 to 1/9 bias ratio to match the characteristic of LCD panel.
5.
Self adjust temperature compensation circuitry
Provide 4 different compensation grade selections to satisfy the various liquid crystal temperature
grades. The grading can be selected by software control. Defaulted temperature coefficient
(PTC3) value is -0.05%/°C.
7.9
161 Bit Latch
A register carries the display signal information. In 96 X 65 display-mode, data will be fed to the
HV-buffer Cell and level-shifted to the required level.
7.10 Level selector
Level Selector is a control of the display synchronization. Display voltage can be separated into
two sets and used with different cycles. Synchronization is important since it selects the
required LCD voltage level to the HV Buffer Cell, which in turn outputs the COM or SEG LCD
waveform.
7.11 HV Buffer Cell (Level Shifter)
HV Buffer Cell works as a level shifter, which translated the low voltage output signal to the
required driving voltage. The output is shifted out with an internal FRM clock, which comes
from the Display Timing Generator. The voltage levels are given by the level selector, which is
synchronized with the internal M signal.
OSC1
Oscillator
enable
Internal Resistor
OSC2
Buffer
enable
Oscillation Circuit
enable
(CL)
相關PDF資料 |
PDF描述 |
|---|---|
| SSD1852 | LCD Segment / Common Driver With Controller CMOS |
| SSD1852T2R1 | LCD Segment / Common Driver With Controller CMOS |
| SSD1852TR1 | LCD Segment / Common Driver With Controller CMOS |
| SSD1852Z | LCD Segment / Common Driver With Controller CMOS |
| SSD1854U | LCD Segment / Common Driver with Controller CMOS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SSD1828Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller CMOS |
| SSD1850 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller |
| SSD1850Z | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller |
| SSD1851 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller |
| SSD1851TR1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。