參數(shù)資料
型號(hào): SSD1828
廠商: Electronic Theatre Controls, Inc.
英文描述: LCD Segment / Common Driver with Controller CMOS
中文描述: LCD段/與普通的CMOS驅(qū)動(dòng)器控制器
文件頁(yè)數(shù): 17/43頁(yè)
文件大小: 434K
代理商: SSD1828
SSD1828
Rev 1.10
07/2002
SOLOMON
12
7.4
MPU Serial 4-wire Interface
The serial interface consists of serial clock SCK, serial data SDA, D/C and CS#. SDA is shifted
into a 8-bit shift register on every rising edge of SCK in the order of D
7
, D
6
, ... D
0
. D/C is
sampled on every eighth clock and the data byte in the shift register is written to the Display
Data RAM or command register in the same clock. No extra clock or command is required to
end the transmission.
7.5
MPU Serial 3-wire interface
Operation is similar to 4-wire serial interface while D/C is not been used. The Display Data
Length instruction is used to indicate that a specified number display data byte(s) (1-256) are to
be transmitted. Next byte after the display data string is handled as a command.
It should be noted that if there is a signal glitch at SCK that causing an out of synchronization in
the serial communication, a hardware reset pulse at RES# pin is required to initialize the chip
for re-synchronization.
Table 5 -Modes of Operation
6800 Parallel
8080 Parallel
Serial
Data Read
Yes
Yes
No
Data Write
Yes
Yes
Yes
Command Read
Status only
Status only
No
Command Write
Yes
Yes
Yes
7.6
Graphic Display Data RAM (GDDRAM)
The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The
size of the RAM is 96 x 65 = 6,240bits for SSD1828. Figure 5 is a description of the GDDRAM
address map.
For mechanical flexibility, re-mapping on both Segment and Common outputs are
provided.
For vertical scrolling of display, an internal register storing the display start line can be
set to control the portion of the RAM data mapped to the display. Figure 5 shows the case in
which the display start line register is set at 30H.
For those GDDRAM out of the display common range, they could still be accessed, for
either preparation of vertical scrolling data or even for the system usage.
7.7
Oscillator Circuit
This module is an On-Chip low power RC oscillator circuitry (Figure 4). The oscillator generates
the clock for the DC-DC voltage converter. This clock is also used in the Display Timing
Generator.
相關(guān)PDF資料
PDF描述
SSD1852 LCD Segment / Common Driver With Controller CMOS
SSD1852T2R1 LCD Segment / Common Driver With Controller CMOS
SSD1852TR1 LCD Segment / Common Driver With Controller CMOS
SSD1852Z LCD Segment / Common Driver With Controller CMOS
SSD1854U LCD Segment / Common Driver with Controller CMOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSD1828Z 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Segment / Common Driver with Controller CMOS
SSD1850 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller
SSD1850Z 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller
SSD1851 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller
SSD1851TR1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS LCD Segment / Common Driver with Controller