MC68336/376
REGISTER SUMMARY
MOTOROLA
USER’S MANUAL
Rev. 15 Oct 2000
D-66
D.7.14 PWM Status/Interrupt/Control Register
FLAG — Period Completion Status
This status bit indicates when the PWM output period has been completed.
0 = PWM period is not complete.
1 = PWM period is complete.
The FLAG bit is set each time a PWM period is completed. Whenever the PWM is en-
abled, the FLAG bit is set immediately to indicate that the contents of the buffer regis-
ters PWMA2 and PWMB2 have been updated, and that the period using these new
values has started. It also indicates that the user accessible period and pulse width
registers PWMA1 and PWMB1 can be loaded with values for the next PWM period.
Once set, the FLAG bit remains set and is not affected by any subsequent period com-
pletions, until it is cleared.
Only software can clear the FLAG bit. To clear FLAG, first read the bit as one then
Table D-48 DASMB Operations
Mode
DASMB Operation
DIS
DASMB can be accessed to prepare a value for a subsequent mode selection. In this mode, register
B1 is accessed in order to prepare a value for the OPWM mode. Unused register B2 is hidden and
cannot be read, but is written with the same value as register B1 is written.
IPWM
DASMB contains the captured value corresponding to the trailing edge of the measured pulse. In this
mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
IPM
DASMB contains the captured value corresponding to the most recently detected user-specified ris-
ing or falling edge. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be
accessed.
IC
DASMB contains the captured value corresponding to the most recently detected user-specified ris-
ing or falling edge. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be
accessed.
OCB
DASMB is loaded with the value corresponding to the trailing edge of the pulse to be generated. Writ-
ing to DASMB in the OCB and OCAB modes also enables the corresponding channel B comparator
until the next successful comparison. In this mode, register B2 is accessed. Buffer register B1 is hid-
den and cannot be accessed.
OCAB
DASMB is loaded with the value corresponding to the trailing edge of the pulse to be generated. Writ-
ing to DASMB in the OCB and OCAB modes also enables the corresponding channel B comparator
until the next successful comparison. In this mode, register B2 is accessed. Buffer register B1 is hid-
den and cannot be accessed.
OPWM
DASMB is loaded with the value corresponding to the trailing edge of the PWM pulse to be generated.
In this mode, register B1 is accessed. Buffer register B2 is hidden and cannot be accessed.
PWM5SIC — PWM5 Status/Interrupt/Control Register
$YFF428
PWM6SIC — PWM6 Status/Interrupt/Control Register
$YFF430
PWM7SIC — PWM7 Status/Interrupt/Control Register
$YFF438
PWM8SIC — PWM8 Status/Interrupt/Control Register
$YFF440
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
FLAG
IL[2:0]
IARB3
NOT USED
PIN
NOT
USED
LOAD
POL
EN
CLK[2:0]
RESET:
0