參數(shù)資料
型號(hào): SPAKMC332GMPV16
廠商: FREESCALE SEMICONDUCTOR INC
元件分類(lèi): 微控制器/微處理器
英文描述: 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132
封裝: PLASTIC, QFP-132
文件頁(yè)數(shù): 225/265頁(yè)
文件大?。?/td> 6905K
代理商: SPAKMC332GMPV16
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)當(dāng)前第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)
SYSTEM INTEGRATION MODULE
MC68332
4-22
USER’S MANUAL
4.4.4 Misaligned Operands
CPU32 architecture uses a basic operand size of 16 bits. An operand is misaligned
when it overlaps a word boundary. This is determined by the value of ADDR0. When
ADDR0 = 0 (an even address), the address is on a word and byte boundary. When
ADDR0 = 1 (an odd address), the address is on a byte boundary only. A byte operand
is aligned at any address; a word or long-word operand is misaligned at an odd ad-
dress.
The largest amount of data that can be transferred by a single bus cycle is an aligned
word. If the MCU transfers a long-word operand through a 16-bit port, the most signif-
icant operand word is transferred on the first bus cycle and the least significant oper-
and word is transferred on a following bus cycle.
4.4.5 Operand Transfer Cases
is a summary of how operands are aligned for various types of transfers.
OPn entries are portions of a requested operand that are read or written during a bus
cycle and are defined by SIZ1, SIZ0, and ADDR0 for that bus cycle. The following
paragraphs discuss all the allowable transfer cases in detail.
4.5 Bus Operation
Internal microcontroller modules are typically accessed in two system clock cycles,
with no wait states. Regular external bus cycles use handshaking between the MCU
and external peripherals to manage transfer size and data. These accesses take three
system clock cycles, again with no wait states. During regular cycles, wait states can
be inserted as needed by bus control logic. Refer to 4.5.2 Regular Bus Cycles for
more information.
NOTES:
1. The CPU32 does not support misaligned transfers.
2. Three-byte transfer cases occur only as a result of a long word to byte transfer.
Table 4-13 Operand Transfer Cases
Read Cycles
Write Cycles
Nu
m
Transfer Case
SIZ
[1:0]
ADDR0 DSACK
[1:0]
DATA
[15:8]
DATA
[7:0]
DATA
[15:8]
DATA
[7:0]
Next
Cycle
1
Byte to 8-Bit Port (Even/Odd)
01
X
10
OP0
OP0
(OP0)
2
Byte to 16-Bit Port (Even)
01
0
01
OP0
OP0
(OP0)
3
Byte to 16-Bit Port (Odd)
01
1
01
OP0
(OP0)
OP0
4
Word to 8-Bit Port (Aligned)
10
0
10
OP0
OP0
(OP1)
1
5
Word to 8-Bit Port (Misaligned)1
10
1
10
OP0
OP0
(OP0)
1
6
Word to 16-Bit Port (Aligned)
10
0
11
OP0
OP1
OP0
OP1
7
Word to 16-Bit Port (Misaligned)1
10
1
01
OP0
(OP0)
OP0
2
8
Long Word to 8-Bit Port (Aligned)
00
0
10
OP0
OP0
(OP1)
13
9
Long Word to 8-Bit Port (Misaligned)1
10
1
10
OP0
OP0
(OP0)
12
10 Long Word to 16-Bit Port (Aligned)
00
0
01
OP0
OP1
OP0
OP1
6
11 Long Word to 16-Bit Port
(Misaligned)1
10
1
01
OP0
(OP0)
OP0
2
12 3 Byte to 8-Bit Port (Aligned)2
11
0
10
OP0
OP0
(OP1)
5
13 3 Byte to 8-Bit Port (Misaligned)2
11
1
10
OP0
OP0
(OP0)
4
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
SPAKMC332GVPV20 32-BIT, 20 MHz, MICROCONTROLLER, PQFP132
MC68349FT16 32-BIT, MICROCONTROLLER, PQFP16
MC68349FT25 32-BIT, MICROCONTROLLER, PQFP16
MC68356CZP25 3 CHANNEL(S), 115K bps, SERIAL COMM CONTROLLER, PBGA357
MC68356ZP25 3 CHANNEL(S), 115K bps, SERIAL COMM CONTROLLER, PBGA357
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAKMC332GVFC16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332GVFC20 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332GVFV16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332GVFV20 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
SPAKMC332MFC16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller