- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365654 > SN74HSTL16918DGG (Texas Instruments, Inc.) 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH PDF資料下載
參數(shù)資料
| 型號： | SN74HSTL16918DGG |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH |
| 中文描述： | 9位到18位HSTL到LVTTL內(nèi)存地址鎖存 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 75K |
| 代理商： | SN74HSTL16918DGG |
SN74HSTL16918
9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH
SCES096C – APRIL 1997 – REVISED JANUARY 1999
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Member of the Texas Instruments
Widebus
Family
Inputs Meet JEDEC HSTL Std JESD 8-6 and
Outputs Meet Level III Specifications
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
Latch-Up Performance Exceeds 250 mA Per
JESD 17
Packaged in Plastic Thin Shrink
Small-Outline Package
description
This 9-bit to 18-bit D-type latch is designed for
3.15-V to 3.45-V V
CC
operation. The D inputs
accept HSTL levels and the Q outputs provide
LVTTL levels.
The SN74HSTL16918 is particularly suitable for
driving an address bus to two banks of memory.
Each bank of nine outputs is controlled with its
own latch-enable (LE) input.
Each of the nine D inputs is tied to the inputs of two
D-type latches that provide true data (Q) at the
outputs. While LE is low, the Q outputs of the
corresponding nine latches follow the D inputs.
When LE is taken high, the Q outputs are latched
at the levels set up at the D inputs.
The SN74HSTL16918 is characterized for
operation from 0
°
C to 70
°
C.
FUNCTION TABLE
INPUTS
LE
OUTPUT
Q
D
L
H
H
L
L
L
H
X
Q0
Output level before the
indicated steady-state input
conditions were established
Copyright
1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments Incorporated.
DGG PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
2Q1
1Q1
GND
D1
D2
V
CC
D3
D4
GND
1LE
GND
V
REF
GND
2LE
GND
D5
D6
D7
V
CC
D8
D9
GND
2Q9
1Q9
V
CC
V
CC
1Q2
2Q2
GND
1Q3
2Q3
V
CC
1Q4
2Q4
GND
1Q5
2Q5
GND
1Q6
2Q6
V
CC
1Q7
2Q7
GND
1Q8
2Q8
V
CC
V
CC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LS109 | DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR |
| SN54109J | DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR |
| SN54109W | DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR |
| SN54LS109AFK | Quad 2-Input AND Gate; Package: TSSOP-14; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2500 |
| SN54LS109AW | Quad 2-Input AND Gate; Package: SOEIAJ-14; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2000 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74HSTL16918DGGR | 功能描述:閉鎖 Dual 4-Ch Analog Mltplxr/Demltplxr RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74HSTL16919DGGR | 功能描述:閉鎖 8-Ch Analog Mltplxr/ Demltplxr RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74L04N | 制造商:TI 功能描述:74L04 TI PULL N5F3B 制造商:Texas Instruments 功能描述: |
| SN74L154N | 制造商:Texas Instruments 功能描述:Demultiplexer/Decoder, 4 To 16 Line, 24 Pin, Plastic, DIP |
| SN74L193N | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。