- 您現在的位置：買賣IC網 > PDF目錄373472 > SN74ALVCH16832DGG (Texas Instruments, Inc.) 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS PDF資料下載
參數資料
| 型號： | SN74ALVCH16832DGG |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS |
| 中文描述： | 1至4地址注冊/ 3驅動態(tài)輸出 |
| 文件頁數： | 1/9頁 |
| 文件大?。?/td> | 124K |
| 代理商： | SN74ALVCH16832DGG |
SN74ALVCH16832
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS
SCES098D – MAY 1997 – REVISED FEBRUARY 1999
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Member of the Texas Instruments
Widebus
Family
EPIC
(Enhanced-Performance Implanted
CMOS) Submicron Process
ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
Latch-Up Performance Exceeds 250 mA Per
JESD 17
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
Packaged in Thin Shrink Small-Outline
Package
description
This 1-bit to 4-bit address register/driver is
designed for 1.65-V to 3.6-V V
CC
operation. This
device is ideal for use in applications in which a
single address bus is driving four separate
memory locations. The SN74ALVCH16832 can
be used as a buffer or a register, depending on the
logic level of the select (SEL) input.
When SEL is a logic high, the device is in the buffer
mode. The outputs follow the inputs and are
controlled by the two output-enable (OE) inputs.
Each OE controls two groups of seven outputs.
When SEL is a logic low, the device is in the
register mode. The register is an edge-triggered
D-type flip-flop. On the positive transition of the
clock (CLK) input, data at the A inputs is stored in
the internal registers. OE operates the same as in
the buffer mode.
When OE is a logic low, the outputs are in a normal
logic state (high or low logic level). When OE is a
logic high, the outputs are in the high-impedance
state.
Neither SEL nor OE affect the internal operation of the flip-flops. Old data can be retained or new data can be
entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16832 is characterized for operation from –40
°
C to 85
°
C.
Copyright
1999, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
DGG PACKAGE
(TOP VIEW)
NC – No internal connection
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
4Y1
3Y1
GND
2Y1
1Y1
V
CC
A1
GND
A2
GND
A3
V
CC
NC
GND
CLK
OE1
OE2
SEL
GND
A4
A5
V
CC
GND
A6
GND
A7
V
CC
4Y7
3Y7
GND
2Y7
1Y7
1Y2
2Y2
GND
3Y2
4Y2
V
CC
1Y3
2Y3
GND
3Y3
4Y3
GND
V
CC
GND
1Y4
2Y4
3Y4
4Y4
GND
1Y5
2Y5
V
CC
3Y5
4Y5
GND
GND
V
CC
1Y6
2Y6
GND
3Y6
4Y6
相關PDF資料 |
PDF描述 |
|---|---|
| SN74ALVCH16835DGG | 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
| SN74ALVCH16835DGV | 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
| SN74ALVCH16835DL | 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS |
| SN74ALVCH16836 | 20-Bit Universal Bus Transceivers With 3-State Outputs(20位通用總線驅動器(三態(tài)輸出)) |
| SN74ALVCH16841DGG | 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SN74ALVCH16832DGGR | 功能描述:寄存器 1-To-4 Add Reg/Drvr W/3-State Otpt RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SN74ALVCH16835DGG | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN74ALVCH16835DGGR | 功能描述:通用總線函數 18bit Univ Bus RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74ALVCH16835DGVR | 功能描述:通用總線函數 18bit Univ Bus RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74ALVCH16835DL | 功能描述:總線收發(fā)器 18bit Univ Bus RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。