- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373472 > SN74ALVCH16836 (Texas Instruments, Inc.) 20-Bit Universal Bus Transceivers With 3-State Outputs(20位通用總線驅(qū)動(dòng)器(三態(tài)輸出)) PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74ALVCH16836 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 20-Bit Universal Bus Transceivers With 3-State Outputs(20位通用總線驅(qū)動(dòng)器(三態(tài)輸出)) |
| 中文描述： | 20位通用總線收發(fā)器與三態(tài)輸出（20位通用總線驅(qū)動(dòng)器（三態(tài)輸出）） |
| 文件頁數(shù)： | 1/9頁 |
| 文件大小： | 191K |
| 代理商： | SN74ALVCH16836 |
SN74ALVCH16836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS
SCES089 – OCTOBER 1996
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
EPIC
(Enhanced-Performance Implanted
CMOS) Submicron Process
Member of the Texas Instruments
Widebus
Family
Bus Hold on Data Inputs Eliminates
the Need for External Pullup/Pulldown
Resistors
Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages
description
This 20-bit universal bus driver is designed for
2.3-V to 3.6-V V
CC
operation.
Data flow from A to Y is controlled by the
output-enable (OE) input. The device operates in
the transparent mode when the latch-enable (LE)
input is low. The A data is latched if the clock (CLK)
input is held at a high or low logic level. If LE is
high, the A-bus data is stored in the latch/flip-flop
on the low-to-high transition of CLK. When OE is
high, the outputs are in the high-impedance state.
Active bus-hold circuitry is provided to hold
unused or floating data inputs at a valid logic level.
The SN74ALVCH16836 is available in TI’s shrink
small-outline (DL) and thin shrink small-outline
(DGG) packages, which provide twice the I/O pin
count and functionality of standard small-outline
packages in the same printed circuit board area.
The SN74ALVCH16836 is characterized for
operation from –40
°
C to 85
°
C.
Copyright
1996, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DGG OR DL PACKAGE
(TOP VIEW)
NC – No internal connection
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
OE
Y1
Y2
GND
Y3
Y4
V
CC
Y5
Y6
Y7
GND
Y8
Y9
Y10
Y11
Y12
Y13
GND
Y14
Y15
Y16
V
CC
Y17
Y18
GND
Y19
Y20
NC
CLK
A1
A2
GND
A3
A4
V
CC
A5
A6
A7
GND
A8
A9
A10
A11
A12
A13
GND
A14
A15
A16
V
CC
A17
A18
GND
A19
A20
LE
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74ALVCH16841DGG | 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS |
| SN74ALVCH16843 | 18-Bit Bus-Interface Flip-Flops(18位總線接口觸發(fā)器(三態(tài)輸出)) |
| SN74ALVCH16863DGG | 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS |
| SN74ALVCH16863DL | 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS |
| SN74ALVCH16901DGG | 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74ALVCH16841DGGR | 功能描述:閉鎖 20bit Bus Interface RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74ALVCH16841DL | 功能描述:閉鎖 20bit Bus Interface RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74ALVCH16841DLR | 功能描述:閉鎖 20B Bus Interface DType Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| SN74ALVCH16863DGGR | 功能描述:總線收發(fā)器 18bit RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74ALVCH16863DL | 功能描述:總線收發(fā)器 18-Bit Transceiver With 3-State Outputs RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。