- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373465 > SN74ABT3611PCB (Texas Instruments, Inc.) 64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY PDF資料下載
參數(shù)資料
| 型號： | SN74ABT3611PCB |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY |
| 中文描述： | 64】36時鐘先入先出存儲器 |
| 文件頁數(shù)： | 1/26頁 |
| 文件大?。?/td> | 368K |
| 代理商： | SN74ABT3611PCB |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
SN74ABT3611
64
×
36
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCBS127E – JULY 1992 – REVISED APRIL 1998
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Free-Running CLKA and CLKB Can Be
Asynchronous or Coincident
64
×
36 Clocked FIFO Buffering Data From
Port A to Port B
Mailbox-Bypass Register In Each Direction
Programmable Almost-Full and
Almost-Empty Flags
Microprocessor Interface Control Logic
Full Flag and Almost-Full Flag
Synchronized by CLKA
Empty Flag and Almost-Empty Flag
Synchronized by CLKB
Passive Parity Checking on Each Port
Parity Generation Can Be Selected for Each
Port
Low-Power Advanced BiCMOS Technology
Supports Clock Frequencies up to 67 MHz
Fast Access Times of 10 ns
Package Options Include 120-Pin Thin
Quad Flat (PCB) and 132-Pin Plastic Quad
Flat (PQ) Packages
description
The SN74ABT3611 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies
up to 67 MHz and has read access times as fast as 10 ns. A 64
×
36 dual-port SRAM FIFO buffers data from
port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost
full and almost empty) to indicate when a selected number of words is stored in memory. Communication
between each port takes place through two 36-bit mailbox registers. Each mailbox register has a flag to signal
when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired.
Parity generation can be selected for data read from each port. Two or more devices are used in parallel to create
wider datapaths.
The SN74ABT3611 is a clocked FIFO, which means each port employs a synchronous interface. All data
transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for
each port are independent of one another and can be asynchronous or coincident. The enables for each port
are arranged to provide a simple bidirectional interface between microprocessors and/or buses with
synchronous control.
The full flag (FF) and almost-full (AF) flag of the FIFO are two-stage synchronized to the port clock that writes
data to its array (CLKA). The empty flag (EF) and almost-empty (AE) flag of the FIFO are two-stage
synchronized to the port clock that reads data from its array.
The SN74ABT3611 is characterized for operation from 0
°
C to 70
°
C.
For more information on this device family, see the following application reports:
FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control(literature
number SCAA007)
Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications
(literature number SCAA015)
Metastability Performance of Clocked FIFOs (literature number SCZA004)
Copyright
1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74ABT3611PQ | 64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY |
| SN74ABT3612PCB | 64 】 36 】 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY |
| SN74ABT3612PQ | CABLE ASSEMBLY; N MALE TO N FEMALE; 50 OHM, RG393/U COAX, DOUBLE SHIELDED |
| SN74ABT3613PCB | 64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING |
| SN74ABT3613PQ | 64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74ABT3611PQ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:64 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY |
| SN74ABT3612 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:64 】 36 】 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY |
| SN74ABT3612-15PCB | 功能描述:先進(jìn)先出 64x36x2 bidir synch 先進(jìn)先出 mem RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| SN74ABT3612-15PQ | 功能描述:先進(jìn)先出 64x36x2 bidir synch 先進(jìn)先出 mem RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| SN74ABT3612-15PQG4 | 功能描述:先進(jìn)先出 64x36x2 bidirec synch 先進(jìn)先出 mem RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。