- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373443 > SN54AS286FK (Texas Instruments, Inc.) 9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT PDF資料下載
參數(shù)資料
| 型號(hào)： | SN54AS286FK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT |
| 中文描述： | 9位位產(chǎn)生器/與巴士檢查器驅(qū)動(dòng)奇偶I / O端口 |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大?。?/td> | 125K |
| 代理商： | SN54AS286FK |
SN54AS286, SN74AS286
9-BIT PARITY GENERATORS/CHECKERS
WITH BUS-DRIVER PARITY I/O PORT
SDAS050B – DECEMBER 1983 – REVISED DECEMBER 1994
Copyright
1994, Texas Instruments Incorporated
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Generate Either Odd or Even Parity for
Nine Data Lines
Cascadable for n-Bit Parity
Direct Bus Connection for Parity
Generation or Checking by Using the
Parity I/O Port
Glitch-Free Bus During Power Up/Down
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
The SN54AS286 and SN74AS286 universal 9-bit
parity generators/checkers feature a local output
for parity checking and a 48-mA bus-driving
parity
input/output
(I/O)
generation/checking. The word-length capability
is easily expanded by cascading.
port
for
parity
The transmit (XMIT) control input is implemented
specifically to accommodate cascading. When
XMIT is low, the parity tree is disabled and
PARITY ERROR remains at a high logic level
regardless of the input levels. When XMIT is high,
the parity tree is enabled. PARITY ERROR
indicates a parity error when either an even
number of inputs (A–I) are high and PARITY I/O
is forced to a low logic level, or when an odd
number of inputs are high and PARITY I/O is
forced to a high logic level.
The I/O control circuitry was designed so that the I/O port remains in the high-impedance state during power up
or power down to prevent bus glitches.
The SN54AS286 is characterized for operation over the full military temperature range of –55
°
C to 125
°
C. The
SN74AS286 is characterized for operation from 0
°
C to 70
°
C.
FUNCTION TABLE
NUMBER OF INPUTS
(A–I) THAT
ARE HIGH
XMIT
PARITY
I/O
PARITY
ERROR
0, 2, 4, 6, 8
l
H
H
1, 3, 5, 7, 9
l
L
H
0 2 4 6 8
0, 2, 4, 6, 8
h
h
H
h
l
L
1 3 5 7 9
1, 3, 5, 7, 9
h
h
h
l
L
H
h = high input level
H = high output level
l = low input level
L = low output level
SN54AS286 . . . J PACKAGE
SN74AS286 . . . D OR N PACKAGE
(TOP VIEW)
SN54AS286 . . . FK PACKAGE
(TOP VIEW)
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
E
NC
D
NC
C
XMIT
NC
I
NC
PARITY ERROR
H
G
N
A
B
V
F
P
G
N
C
NC – No internal connection
1
2
3
4
5
6
7
14
13
12
11
10
9
8
G
H
XMIT
I
PARITY ERROR
PARITY I/O
GND
V
CC
F
E
D
C
B
A
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54AS30FK | 8-INPUT POSITIVE-NAND GATES |
| SN54ALS30AFK | 8-INPUT POSITIVE-NAND GATES |
| SN54AS32FK | QUADRUPLE 2-INPUT POSITIVE-OR GATES |
| SN54ALS32FK | QUADRUPLE 2-INPUT POSITIVE-OR GATES |
| SN54AS34 | Hex Noninverters(六同相器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54AS32J | 制造商:Texas Instruments 功能描述:OR Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:OR GATE 4-ELEM 2-IN BIPOLAR 14CDIP - Rail/Tube |
| SN54AS34J | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54AS374J | 制造商:Texas Instruments 功能描述:OCTAL D-TYPE FLIP-FLOP - Rail/Tube |
| SN54AS573AJ | 制造商:Texas Instruments 功能描述:Latch Transparent 3-ST 8-CH D-Type 20-Pin CDIP Tube |
| SN54AS574J | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
