參數資料
型號: SMJ320C6414DGADW60
廠商: TEXAS INSTRUMENTS INC
元件分類: 數字信號處理
英文描述: 64-BIT, 75 MHz, OTHER DSP, CPGA570
封裝: 33 X 33 MM, CERAMIC, FCPGA-570
文件頁數: 25/134頁
文件大小: 1997K
代理商: SMJ320C6414DGADW60
SMJ320C6414, SMJ320C6415, SMJ320C6416
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SGUS050A JANUARY 2004 REVISED MARCH 2004
120
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
switching characteristics over recommended operating conditions for McBSP as SPI Master or
Slave: CLKSTP = 10b, CLKXP = 0 (see Figure 53)
NO.
PARAMETER
MASTER§
SLAVE
UNIT
NO.
PARAMETER
MIN
MAX
MIN
MAX
UNIT
1
th(CKXL-FXL)
Hold time, FSX low after CLKX low
T 2
T + 3
ns
2
td(FXL-CKXH)
Delay time, FSX low to CLKX high#
L 2*
L + 3*
ns
3
td(CKXH-DXV)
Delay time, CLKX high to DX valid
2
4
12P + 2.8
20P + 17
ns
6
tdis(CKXL-DXHZ)
Disable time, DX high impedance following last data bit
from CLKX low
L 2*
L + 3*
ns
7
tdis(FXH-DXHZ)
Disable time, DX high impedance following last data bit
from FSX high
4P + 3*
12P + 17*
ns
8
td(FXL-DXV)
Delay time, FSX low to DX valid
8P + 1.8
16P + 17
ns
*This parameter is not production tested.
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.
For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.
§ S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)
=
Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
T =
CLKX period = (1 + CLKGDV) * S
H =
CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L =
CLKX low pulse width
= (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX
and FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP
# FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock
(CLKX).
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
Bit 0
Bit(n-1)
(n-2)
(n-3)
(n-4)
5
4
3
8
7
6
2
1
CLKX
FSX
DX
DR
Figure 53. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0
相關PDF資料
PDF描述
SM320C6414DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SM320C6416DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SMJ320C6701GLPW16 32-BIT, 166.66 MHz, OTHER DSP, CBGA429
SMJ34010-50FDM GRAPHICS PROCESSOR, CQCC68
SMJ34010-40GBM GRAPHICS PROCESSOR, CPGA68
相關代理商/技術參數
參數描述
SMJ320C6415 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
SMJ320C6415C 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
SMJ320C6415D 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
SMJ320C6415DGADW60 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:TISSMJ320C6415DGADW60 MIL SPEC FIXED DSP
SMJ320C6416 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS