- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄96818 > SK100E142JT 100E SERIES, 9-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28 PDF資料下載
參數(shù)資料
| 型號： | SK100E142JT |
| 元件分類： | 計數(shù)移位寄存器 |
| 英文描述： | 100E SERIES, 9-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大小： | 112K |
| 代理商： | SK100E142JT |
HIGH-PER.ORMANCE PRODUCTS
1
www.semtech.com
Revision 1/.ebruary 14, 2001
SK10/100E142
9-Bit Shift Register
Description
.eatures
.unctional Block Diagram
The SK10E/100E142 is a 9-bit shift register, designed
with byte-parity applications in mind. The E142 performs
serial/parallel in and serial/parallel out, shifting in one
direction. The nine inputs D0 – D8 accept parallel input
data, while S-IN accepts serial input data. The Qn outputs
do not need to be terminated for the shift operation to
function. To minimize noise and power, any Q output not
used should be left unterminated.
The SEL (Select) input pin is used to switch between the
two modes of operation – SHIFT and LOAD. The shift
direction is from bit 0 to bit 8. Input data is accepted by
the registers at set-up time before the posiitive going
edge of CLK1 or CLK2. Shifting is also accomplished
on the positive clock edge. A HIGH on the Master Reset
pin (MR) asynchronously resets all the registers to zero.
700 MHz Minimum Shift Frequency
9-Bit for Byte-Parity Applications
Asynchronous Master Reset
Dual Clocks
Extended 100E VEE Range of –4.2 to –5.5V
75K
Internal Input Pulldown Resistors
Fully Compatible with MC10E142 and
MC100E142
Specified over Industrial Temperature Range:
–40oC to 85oC
ESD Protection of >4000V
Available in 28-pin PLCC Package
PIN Description
Pin Names
Pinout
Q7
Q6
VCC
Q5
VCC0
Q4
Q3
MR
CLK1
CLK2
VEE
S-IN
D0
D1
D
2
D
3
D
4
V
CC
0
Q
0
Q
1
Q
2
SEL
D
8
D
7
D
6
D
5
V
CC
0
Q
8
1
2
3
4
25
24
23
22
21
20
19
56
7
8
9
10
11
26
27
28
18
17
16
15
14
13
12
28 Lead PLCC
(Top View)
n
i
Pn
o
i
t
c
n
u
.
0
D- 8
D
N
I-
S
L
E
S
2
K
L
C
,
1
K
L
C
R
M
0
Q- 8
Q
s
t
u
p
n
I
a
t
a
D
l
e
ll
a
r
a
P
t
u
p
n
I
a
t
a
D
l
a
ir
e
S
t
u
p
n
I
t
c
e
l
e
S
e
d
o
M
s
t
u
p
n
I
k
c
o
l
C
t
e
s
e
R
r
e
t
s
a
M
s
t
u
p
t
u
O
a
t
a
D
.unctions
L
E
Se
d
o
M
L
H
d
a
o
L
tf
i
h
S
1
0
Q
D
1
0
Q
D
1
0
Q
D
1
0
Q
D
1
0
Q
D
Q0
Q1
Q2
Q3
D0
D1
D2
D3
D8
SEL
CLK1
CLK2
MR
Q8
S-IN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SK100E142PJT | 100E SERIES, 9-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28 |
| SK10E142PJ | 10E SERIES, 9-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28 |
| SK100EL01WU | 100EL SERIES, 4-INPUT OR/NOR GATE, UUC |
| SK100EL131PJ | 100E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC28 |
| SK100EL14WDT | 100E SERIES, LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SK100E142PJ | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:9-Bit Shift Register |
| SK100E142PJT | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:9-Bit Shift Register |
| SK100E151 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:6-Bit D Register |
| SK100E151PJ | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:6-Bit D Register |
| SK100E151PJT | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:6-Bit D Register |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。